Chip-package co-design of power distribution network for system-in-package applications

被引:2
|
作者
Kim, GW [1 ]
Kam, DG [1 ]
Chung, DH [1 ]
Kim, JH [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Dept EECS, Terahertz Interconnect & Package Lab, Taejon 305701, South Korea
关键词
D O I
10.1109/EPTC.2004.1396659
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
A new figure of merit for chip-package co-design of a power distribution network (PDN) is needed, not merely a voltage difference between power and ground at each hierarchy. In order to measure power supply noise as it is actually seen by the circuits in various locations on a chip, we need to chase the power/ground voltage with reference to a system ground. A PDN has two current paths; a series path and a shunt path. While the shunt path determines the voltage difference, the series path controls the power/ground voltage itself. Therefore, a balnaced approach is strongly required rather than an excessive attention to the shunt path.
引用
收藏
页码:499 / 501
页数:3
相关论文
共 50 条
  • [31] An Automatic Chip-Package Co-Design Flow for Multi-core Neuromorphic Computing SiPs
    Lan, Jingjing
    Nambiar, Vishnu P.
    Sabapathy, Rheeshaalaen
    Dutta, Rahul
    Chong, Chai Tai
    Rotaru, Mihai Dragos
    Lin, Kuang Kuo
    Bhattacharya, Surya
    Chai, Kevin Tshun Chuan
    Anh Tuan Do
    2020 IEEE 22ND ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2020, : 77 - 80
  • [32] Chip-Package Hierarchical Power Distribution Network Modeling and Analysis Based on a Segmentation Method
    Kim, Jaemin
    Lee, Woojin
    Shim, Yujeong
    Shim, Jongjoo
    Kim, Kiyeong
    Pak, Jun So
    Kim, Joungho
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2010, 33 (03): : 647 - 659
  • [33] Design and Simulation of a System-in-Package Chip for Combined Navigation
    Yang, Yang
    Shi, Guangyi
    Jin, Yufeng
    MICROMACHINES, 2024, 15 (02)
  • [34] Concurrent chip-package design for 10GHz global clock distribution network
    Shen, MG
    Zheng, LR
    Tjukanoff, E
    Isoaho, J
    Tenhunen, H
    55th Electronic Components & Technology Conference, Vols 1 and 2, 2005 Proceedings, 2005, : 1554 - 1559
  • [35] Design challenges for System-In-Package vs System-On-Chip
    Trigas, C
    PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 663 - 666
  • [36] Chip-Package Co-Design for Optimization of 5.8GHz LNA Performance Based on Embedded Inductors
    Sun, Haiyan
    Sun, Wenjun
    Sun, Ling
    Zhao, Jicong
    Peng, Yihong
    Fang, Jiaen
    Miao, Xiaoyong
    Wang, Honghui
    PROGRESS IN ELECTROMAGNETICS RESEARCH M, 2018, 71 : 95 - 105
  • [37] Area-I/O flip-chip routing for chip-package co-design considering signal skews
    National Taiwan University, Taipei 106, Taiwan
    不详
    不详
    IEEE Trans Comput Aided Des Integr Circuits Syst, 1600, 5 (711-721):
  • [38] Area-I/O Flip-Chip Routing for Chip-Package Co-Design Considering Signal Skews
    Fang, Jia-Wei
    Chang, Yao-Wen
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (05) : 711 - 721
  • [39] Chip and package co-design technique for clock networks
    Zhu, Q
    Dai, WWM
    1996 IEEE MULTI-CHIP MODULE CONFERENCE, PROCEEDINGS, 1996, : 160 - 163
  • [40] A Chip-Package-Board Co-design Methodology
    Lee, Hsu-Chieh
    Chang, Yao-Wen
    2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 1082 - 1087