共 50 条
- [31] An Automatic Chip-Package Co-Design Flow for Multi-core Neuromorphic Computing SiPs 2020 IEEE 22ND ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2020, : 77 - 80
- [32] Chip-Package Hierarchical Power Distribution Network Modeling and Analysis Based on a Segmentation Method IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2010, 33 (03): : 647 - 659
- [34] Concurrent chip-package design for 10GHz global clock distribution network 55th Electronic Components & Technology Conference, Vols 1 and 2, 2005 Proceedings, 2005, : 1554 - 1559
- [35] Design challenges for System-In-Package vs System-On-Chip PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 663 - 666
- [36] Chip-Package Co-Design for Optimization of 5.8GHz LNA Performance Based on Embedded Inductors PROGRESS IN ELECTROMAGNETICS RESEARCH M, 2018, 71 : 95 - 105
- [37] Area-I/O flip-chip routing for chip-package co-design considering signal skews IEEE Trans Comput Aided Des Integr Circuits Syst, 1600, 5 (711-721):
- [39] Chip and package co-design technique for clock networks 1996 IEEE MULTI-CHIP MODULE CONFERENCE, PROCEEDINGS, 1996, : 160 - 163
- [40] A Chip-Package-Board Co-design Methodology 2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 1082 - 1087