共 50 条
- [21] Package Routability- and IR-Drop-Aware Finger/Pad Assignment in Chip-Package Co-Design DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 845 - +
- [22] Co-modeling, experimental verification, and analysis of chip-package hierarchical power distribution network IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (04): : 595 - 606
- [23] Robustness enhancement through chip-package co-design for high-speed electronics ISQED 2004: 5TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2004, : 184 - 189
- [25] Chip-package co-design for high-speed transmitter in serial links application ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2003, : 217 - 220
- [26] Modeling and parameter extraction methods of bond-wires for chip-package co-design ICEPT: 2006 7TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS, 2006, : 173 - +
- [27] Chip-Package Co-design for Optimization of 5.8GHz CMOS LNA Performance 2017 18TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2017, : 1027 - 1030
- [28] DREAM: A chip-package co-design tool for RF-Mixed Signal Systems VLSI 2004: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, 2004, : 207 - 210
- [29] Noise isolation modeling and experimental validation of power distribution network in chip-package 2007 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY: WORKSHOP AND TUTORIAL NOTES, VOLS 1-3, 2007, : 270 - 275