Chip-package co-design of power distribution network for system-in-package applications

被引:2
|
作者
Kim, GW [1 ]
Kam, DG [1 ]
Chung, DH [1 ]
Kim, JH [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Dept EECS, Terahertz Interconnect & Package Lab, Taejon 305701, South Korea
关键词
D O I
10.1109/EPTC.2004.1396659
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
A new figure of merit for chip-package co-design of a power distribution network (PDN) is needed, not merely a voltage difference between power and ground at each hierarchy. In order to measure power supply noise as it is actually seen by the circuits in various locations on a chip, we need to chase the power/ground voltage with reference to a system ground. A PDN has two current paths; a series path and a shunt path. While the shunt path determines the voltage difference, the series path controls the power/ground voltage itself. Therefore, a balnaced approach is strongly required rather than an excessive attention to the shunt path.
引用
收藏
页码:499 / 501
页数:3
相关论文
共 50 条
  • [21] Package Routability- and IR-Drop-Aware Finger/Pad Assignment in Chip-Package Co-Design
    Lu, Chao-Hung
    Chen, Hung-Ming
    Liu, Chien-Nan Jimmy
    Shih, Wen-Yu
    DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 845 - +
  • [22] Co-modeling, experimental verification, and analysis of chip-package hierarchical power distribution network
    Park, Hyunjeong
    Kim, Hyungsoo
    Pak, Jun So
    Yoon, Changwook
    Koo, Kyoungchoul
    Kim, Joungho
    IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (04): : 595 - 606
  • [23] Robustness enhancement through chip-package co-design for high-speed electronics
    Shen, MG
    Zheng, LR
    Tenhunen, H
    ISQED 2004: 5TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2004, : 184 - 189
  • [24] Robustness enhancement through chip-package co-design for high-speed electronics
    Shen, MG
    Liu, J
    Zheng, LR
    Tjukanoff, E
    Tenhunen, H
    MICROELECTRONICS JOURNAL, 2005, 36 (09) : 846 - 855
  • [25] Chip-package co-design for high-speed transmitter in serial links application
    Shen, MG
    Liu, J
    Zheng, LR
    Tenhunen, H
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2003, : 217 - 220
  • [26] Modeling and parameter extraction methods of bond-wires for chip-package co-design
    Jing, Weiping
    Sun, Ling
    Sun, Haiyan
    ICEPT: 2006 7TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS, 2006, : 173 - +
  • [27] Chip-Package Co-design for Optimization of 5.8GHz CMOS LNA Performance
    Sun Haiyan
    Cheng Xiuqing
    Zhao Jicong
    Sun Ling
    Yang Lingling
    2017 18TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2017, : 1027 - 1030
  • [28] DREAM: A chip-package co-design tool for RF-Mixed Signal Systems
    Nayak, G
    Das, T
    Rao, TM
    Mukund, PR
    VLSI 2004: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, 2004, : 207 - 210
  • [29] Noise isolation modeling and experimental validation of power distribution network in chip-package
    Park, Hyunjeong
    Yoon, Changwook
    Koo, Kyoungchoul
    Kim, Joungho
    2007 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY: WORKSHOP AND TUTORIAL NOTES, VOLS 1-3, 2007, : 270 - 275
  • [30] Chip-package co-optimization
    Rio Design Automation, Inc.
    不详
    Adv Packag, 2006, 7 (24-26):