Improved Elliptic Curve Cryptographic Processor for General Curves over GF(p)

被引：0

作者：

Chen, Chuanpeng ^{[2
]}

Qin, Zhongping ^{[1
]}

机构：

[1] Huazhong Univ Sci & Technol, Sch Software Engn, Wuhan 430074, Peoples R China

[2] Wuhan Univ, Sch Comp, Wuhan, Peoples R China

来源：

2010 IEEE 10TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS (ICSP2010), VOLS I-III | 2010年

关键词：

Elliptic curve cryptography; modular division; modular multiplication; hardware implementation; systolic array; ARCHITECTURE;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper introduces an improved high-performance elliptic curve cryptographic processor for general curves over GF(p), which is based on affine coordinates and systolic modular division and multiplication units. In this paper, we introduces a unified modular division and Montgomery multiplication algorithm, and make an improvement of the systolic modular division and multiplication unit to reduce the critical path delay by 18 percent. The results show that the improved elliptic curve cryptographic processor gains a higher-performance.

引用

页码：1849 / +

页数：2

共 20 条

[1] Flexible Hardware Processor for Elliptic Curve Cryptography Over NIST Prime Fields [J].

Ananyi, Kendall ;

Alrimeih, Hamad ;

Rakhmatov, Daler .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (08) :1099-1112

[2] Hardware architectures for public key cryptography [J].

Batina, L ;

Örs, SB ;

Preneel, B ;

Vandewalle, J .

INTEGRATION-THE VLSI JOURNAL, 2003, 34 (1-2) :1-64

[3] A dual-field elliptic curve cryptographic processor based on a systolic arithmetic unit [J].

Chen, Gang ;

Bai, Guoqiang ;

Chen, Hongyi .

PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, :3298-3301

[4] A high-performance elliptic curve cryptographic processor for general curves over GF(p) based on a systolic arithmetic unit [J].

Chen, Gang ;

Bai, Guoqiang ;

Chen, Hongyi .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (05) :412-416

[5] A new Systolic architecture for modular division [J].

Chen, Gang ;

Bai, Guoqiang ;

Chen, Hongyi .

IEEE TRANSACTIONS ON COMPUTERS, 2007, 56 (02) :282-286

[6] Area efficient high speed elliptic curve cryptoprocessor for random curves [J].

Daneshbeh, AK ;

Hasan, MA .

ITCC 2004: INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: CODING AND COMPUTING, VOL 2, PROCEEDINGS, 2004, :588-592

[7] Am energy-efficient reconfigurable public-key cryptography processor [J].

Goodman, J ;

Chandrakasan, AP .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (11) :1808-1820

[8]

Güneysu T, 2008, LECT NOTES COMPUT SC, V5154, P62, DOI 10.1007/978-3-540-85053-3_5

[9] HW/SW co-design of a hyperelliptic curve cryptosystem using a microcode instruction set coprocessor [J].

Hodjat, Alireza ;

Batina, Lejla ;

Hwang, David ;

Verbauwhede, Ingrid .

INTEGRATION-THE VLSI JOURNAL, 2007, 40 (01) :45-51

[10]

KOBLITZ N, 1987, MATH COMPUT, V48, P203, DOI 10.1090/S0025-5718-1987-0866109-5

← 1 2 →