A High-Speed FIR Adaptive Filter Architecture using a Modified Delayed LMS Algorithm

被引:0
|
作者
Meher, Pramod K. [1 ]
Maheshwari, Megha [2 ]
机构
[1] Inst Infocomm Res, Dept Embedded Syst, Singapore, Singapore
[2] Nanyang Technol Univ, Sch Technol Engn, Singapore, Singapore
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we present a modified delayed least means square (DLMS) adaptive algorithm to achieve lower adaptation-delay. Besides, we have proposed an efficient pipelined architecture for the implementation of this adaptive filter. We have shown that the proposed DLMS adaptive filter can be implemented by a pipelined inner-product computation unit for calculation of feedback error, and a pipelined weight-update unit consisting of N parallel multiply accumulators, for filter order N. From the synthesis results we find that the existing direct-form structure of [8] involves nearly 50% more area-delay product (ADP) and nearly 74% more energy per sample (EPS) than the proposed one, in average, for filter orders N = 8, 16 and 32. The best of the existing systolic structures [7], similarly, involves nearly 43% more ADP and nearly 35% higher EPS than the proposed one for the same filter orders.
引用
收藏
页码:121 / 124
页数:4
相关论文
共 50 条
  • [41] ASIC Implementation Trade-Offs for High-Speed LMS and Block LMS Adaptive Filters
    Khan, Mohd Tasleem
    Gustafsson, Oscar
    2022 IEEE 65TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS 2022), 2022,
  • [42] A highly scalable parallel spike-based digital neuromorphic architecture for high-order fir filters using LMS adaptive algorithm
    Sanchez, Giovanny
    Diaz, Carlos
    Avalos, Juan-Gerardo
    Garcia, Luis
    Vazquez, Angel
    Toscano, Karina
    Sanchez, Juan-Carlos
    Perez, Hector
    NEUROCOMPUTING, 2019, 330 : 425 - 436
  • [43] A Parallel Adaptive LMS FIR Filter Realized in CMOS Technology
    Dlugosz, R.
    Talaska, T.
    Nikolic, T.
    Nikolic, G.
    2019 IEEE 31ST INTERNATIONAL CONFERENCE ON MICROELECTRONICS (MIEL 2019), 2019, : 281 - 284
  • [44] Algoritlim and architecture for high speed merged arithmetic FIR filter generation
    Castellano, Marco
    Baldrighi, Paola
    Vacchi, Carla
    Natuzzi, Mauro
    2008 3RD INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS, CONTROL AND SIGNAL PROCESSING, VOLS 1-3, 2008, : 197 - +
  • [45] EFFICIENT IMPLEMENTATION OF ADAPTIVE FIR-IFIR FILTERS USING THE LMS ALGORITHM
    Batista, Eduardo L. O.
    Tobias, Orlando J.
    Seara, Rui
    18TH EUROPEAN SIGNAL PROCESSING CONFERENCE (EUSIPCO-2010), 2010, : 1713 - 1717
  • [46] Autobalancing of high-speed rotors suspended by magnetic bearings using LMS adaptive feedforward compensation
    Xiang, Min
    Wei, Tong
    JOURNAL OF VIBRATION AND CONTROL, 2014, 20 (09) : 1428 - 1436
  • [47] High-speed FIR digital filter with CSD coefficients implemented on FPGA
    Yamada, M
    Nishihara, A
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 7 - 8
  • [48] Implementation of high-speed up/down conversion FIR filter on FPGA
    Wang, Yong-Gang
    Shuju Caiji Yu Chuli/Journal of Data Acquisition and Processing, 2005, 20 (02): : 166 - 169
  • [49] Area Optimization Algorithms in High-Speed Digital FIR Filter Synthesis
    Aksoy, Levent
    Gunes, Ece Olcay
    SBCCI 2008: 21ST SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2008, : 64 - 69
  • [50] A Novel Adaptive FIR Filter Algorithm
    Turajlic, Emir
    Bozanovic, Olja
    2012 IX INTERNATIONAL SYMPOSIUM ON TELECOMMUNICATIONS (BIHTEL), 2012,