An Approach Based on Sensitivity Analysis for the Evaluation of Process Variability in Nanoscale MOSFETs

被引:9
作者
Bonfiglio, Valentina [1 ]
Iannaccone, Giuseppe [1 ]
机构
[1] Univ Pisa, Dipartimento Ingn Informaz Elettron Informat & Te, I-56122 Pisa, Italy
关键词
Metal-oxide-semiconductor field-effect transistor (MOSFET); mismatch; parameter fluctuations; variability; INTRINSIC PARAMETER FLUCTUATIONS; ANALYTICAL-MODEL; SIMULATION; ROUGHNESS; NMOSFETS; DOPANTS;
D O I
10.1109/TED.2011.2144985
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We propose an approach to evaluate the effect on the threshold-voltage dispersion of nanoscale metal-oxide-semiconductor field-effect transistors (MOSFETs) of line-edge roughness, surface roughness, and random dopant distribution. The methodology is fully based on parameter sensitivity analysis, performed by means of a limited number of technology computer-aided design simulations or analytical modeling. We apply it to different nanoscale transistor structures, i.e., bulk 45-nm n-channel, 32-nm ultrathin-body silicon-on-insulator, and 22-nm double-gate MOSFETs. In all cases, our approach is capable of reproducing with very good accuracy the results obtained through 3-D atomistic statistical simulations at a small computational cost. We believe that the proposed approach can be a powerful tool to understand the role of the main variability sources and to explore the device design parameter space.
引用
收藏
页码:2266 / 2273
页数:8
相关论文
共 20 条
[1]   Three-dimensional statistical modeling of the effects of the random distribution of dopants in deep sub-micron nMOSFETs [J].
Amirante, E ;
Iannaccone, G ;
Pellegrini, B .
VLSI DESIGN, 2001, 13 (1-4) :425-429
[2]  
[Anonymous], 1993, IEDM
[3]   Random dopant induced threshold voltage lowering and fluctuations in sub-0.1 μm MOSFET's:: A 3-D "atomistic" simulation study [J].
Asenov, A .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (12) :2505-2513
[4]   Intrinsic threshold voltage fluctuations in decanano MOSFETs due to local oxide thickness variations [J].
Asenov, A ;
Kaya, S ;
Davies, JH .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (01) :112-119
[5]  
Bonani F., 1997, IEEE Transactions on Microwave Theory and Techniques, V45, P846, DOI 10.1109/22.575609
[6]  
CATHIGNOL BC, 2008, ELECTRON, V29, P609
[7]   Evaluation of Intrinsic Parameter Fluctuations on 45, 32 and 22nm Technology Node LP N-MOSFETs [J].
Cheng, B. ;
Roy, S. ;
Brown, A. R. ;
Millar, C. ;
Asenov, A. .
ESSDERC 2008: PROCEEDINGS OF THE 38TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2008, :47-50
[8]   An experimentally validated analytical model for gate line-edge roughness (LER) effects on technology scaling [J].
Díaz, CH ;
Tao, HJ ;
Ku, YC ;
Yen, A ;
Young, K .
IEEE ELECTRON DEVICE LETTERS, 2001, 22 (06) :287-289
[9]  
Fiori G, 2008, J COMPUT THEOR NANOS, V5, P1115
[10]   SURFACE-ROUGHNESS AT THE SI(100)-SIO2 INTERFACE [J].
GOODNICK, SM ;
FERRY, DK ;
WILMSEN, CW ;
LILIENTAL, Z ;
FATHY, D ;
KRIVANEK, OL .
PHYSICAL REVIEW B, 1985, 32 (12) :8171-8186