Design and Construction of a Co-Planar Power Bus Interconnect for Low Inductance Switching

被引:0
|
作者
Lin, Xi [1 ]
Li, Jianfeng [1 ]
Johnson, Mark [1 ]
机构
[1] Univ Nottingham, Fac Engn, Power Elect Machines & Control Res Grp, Univ Pk, Nottingham NG7 2RD, England
基金
英国工程与自然科学研究理事会;
关键词
planar interconnect; low inductance; tab-slot;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A co-planar tab-slot type of interconnect demonstrator for connecting power switching devices and DC bus capacitors has been designed and constructed, aimed at low inductance switching. The demonstrator is composed of a double sided tab connector and a dual polarity slot. This type of interconnect eliminates the use of screw terminal connection between a power module and the DC bus as well as between the DC bus and power capacitors, thus serves to maintain a co-planar current profile throughout the power distribution path. Parasitic analysis both in impedance testing and in Finite Element simulation suggests that the inductance in the bus loop of the demonstrator is approximately half of that achieved in an equally dimensioned busbar with conventional screw terminals.
引用
收藏
页数:4
相关论文
共 50 条
  • [41] Segmented bus design for low-power systems
    Chen, JY
    Jone, WB
    Wang, JS
    Lu, HI
    Chen, TF
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1999, 7 (01) : 25 - 29
  • [42] Segmented bus design for low-power systems
    Natl Chung-Cheng Univ, Chiayi, Taiwan
    IEEE Trans Very Large Scale Integr VLSI Syst, 1 (25-29):
  • [43] Design of a new BUS for low power reversible computation
    Krishnaveni, D.
    Priya, M. Geetha
    COMPUTERS & ELECTRICAL ENGINEERING, 2021, 89
  • [44] A novel low-power bus design for bus-invert coding
    Yoon, Myungchul
    Roh, Byeong-Hee
    IEICE TRANSACTIONS ON ELECTRONICS, 2007, E90C (04) : 731 - 734
  • [45] A low-inductance DC bus capacitor for high power traction motor drive inverters
    Lai, JS
    Kouns, H
    Bond, J
    CONFERENCE RECORD OF THE 2002 IEEE INDUSTRY APPLICATIONS CONFERENCE, VOLS 1-4, 2002, : 955 - 962
  • [46] Low Inductance - Low Temp Rise DC Bus Capacitor Properties Enabling the Optimization of High Power Inverters
    Sawyer, Edward
    INTERNATIONAL EXHIBITION AND CONFERENCE FOR POWER ELECTRONICS, INTELLIGENT MOTION AND POWER QUALITY 2010 (PCIM EUROPE 2010), VOLS 1 AND 2, 2010, : 75 - 80
  • [47] A Practical Low-Power Nonregular Interconnect Design With Manufacturing for Design Approach
    Zhang, Hongbo
    Wong, Martin D. F.
    KevinChao, Kai-Yuan
    Deng, Liang
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2012, 2 (02) : 322 - 332
  • [48] The role of parasitic inductance in high-power planar transformer design and converter integration
    Ferrell, J
    Lai, JS
    Nergaard, T
    Huang, XD
    Zhu, LZ
    Davis, R
    APEC 2004: NINETEENTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1-3, 2004, : 510 - 515
  • [49] Integrated packaging of a 1 kW switching module using planar interconnect on embedded power chips technology
    Liang, ZX
    Lee, FC
    van Wyk, JD
    Boroyevich, D
    Scott, E
    Chen, J
    Lu, B
    Pang, Y
    APEC 2003: EIGHTEENTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1 AND 2, 2003, : 42 - 47
  • [50] A Novel Co-Planar Five Input Majority Gate Design in Quantum-Dot Cellular Automata
    Srivastava, Animesh
    Chandel, Rajeevan
    IETE TECHNICAL REVIEW, 2022, 39 (04) : 850 - 864