Gated Diode Investigation of Bias Temperature Instability in High-κ FinFETs

被引：13

作者：

Young, Chadwin D. ^{[1
]}

Neugroschel, Arnost ^{[2
]}

Matthews, Kenneth ^{[3
]}

Smith, Casey ^{[1
]}

Heh, Dawei ^{[1
]}

Park, Hokyung ^{[1
]}

Hussein, Muhammad M. ^{[1
]}

Taylor, William ^{[1
]}

Bersuker, Gennadi ^{[1
]}

机构：

[1] SEMATECH, Albany, NY 12203 USA

[2] Univ Florida, Gainesville, FL 32611 USA

[3] SVTC Technol, Austin, TX 78741 USA

来源：

IEEE ELECTRON DEVICE LETTERS | 2010年 / 31卷 / 07期

关键词：

Bias temperature instability (BTI); charge pumping; DCIV; FinFET; hafnium; high-kappa;

D O I：

10.1109/LED.2010.2049635

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Bias temperature instability (BTI) in FinFET transistors was investigated by charge-pumping (CP) and gated-diode measurements using n(+)/p(-)/p(+) structures with the gate interface identical to that in SOI-FinFETs. The results show greatly improved sensitivity for gated diode measurements than for CP. The pre-stress interface trap density was found to be N-IT congruent to 1011 cm(-2) for SiO2/2 nm-HfSiON/TiN/polySi-capped gate stacks, which is about one decade larger than in planar devices. The kinetics of Delta N-IT(t) under negative bias stress conditions (NBTI) suggests N-IT is generated by Si-H bond breaking. The mechanism for interface trap generation under positive bias stress conditions (PBTI) requires further investigation.

引用

页码：653 / 655

页数：3

共 14 条

[1] Interfacial electronic traps in surface controlled transistors
Cai, J
Sah, CT
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (03) : 576 - 583
[2] A comprehensive framework for predictive modeling of negative bias temperature instability
Chakravarthi, S
Krishnan, AT
Reddy, V
Machala, CF
Krishnan, S
[J]. 2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS, 2004, : 273 - 282
[3] A RELIABLE APPROACH TO CHARGE-PUMPING MEASUREMENTS IN MOS-TRANSISTORS
GROESENEKEN, G
MAES, HE
BELTRAN, N
DEKEERSMAECKER, RF
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (01) : 42 - 53
[4] GROESENEKEN G, 2004, P INT REL S, P52
[5] MINORITY-CARRIER REFLECTING PROPERTIES OF SEMICONDUCTOR HIGH-LOW JUNCTIONS
HAUSER, JR
DUNBAR, PM
[J]. SOLID-STATE ELECTRONICS, 1975, 18 (7-8) : 715 - 716
[6] IOANNOU DP, 2008, P INT INT REL WORKSH, P55
[7] Direct measurement of top and sidewall interface trap density in SOI FinFETs
Kapila, G.
Kaczer, B.
Nackaerts, A.
Collaert, N.
Groeseneken, G. V.
[J]. IEEE ELECTRON DEVICE LETTERS, 2007, 28 (03) : 232 - 234
[8] FinFET reliability study by forward gated-diode generation-recombination current
Ma, Chenyue
Li, Bo
Wei, Yiqun
Zhang, Lining
He, Jin
Zhang, Xing
Lin, Xinnan
Chan, Mansun
[J]. SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2008, 23 (07)
[9] Mendez H, 2009, SOLID STATE TECHNOL, V52, P10
[10] Applications of DCIV method to NBTI characterization
Neugroschel, A.
Bersuker, G.
Choi, R.
[J]. MICROELECTRONICS RELIABILITY, 2007, 47 (9-11) : 1366 - 1372

← 1 2 →