CORDIC based application specific instruction set processor for QRD/SVD

被引:0
|
作者
Liu, Z [1 ]
Dickson, K [1 ]
McCanny, JV [1 ]
机构
[1] Queens Univ Belfast, Inst Elect Commun & Informat Technol, Belfast BT9 5AH, Antrim, North Ireland
来源
CONFERENCE RECORD OF THE THIRTY-SEVENTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2 | 2003年
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
An application specific programmable processor (ASIP) suitable for the real-time implementation of matrix computations such as Singular Value and QR Decomposition is presented. The processor incorporates facilities for the issue of parallel instructions and a dual-bus architecture that are designed to achieve high performance. Internally, it uses a CORDIC module to perform arithmetic operations, with pipelining of the internal recursive loop exploited to multiplex the two independent micro-rotations onto a single piece of hardware. The net result is a flexible processing element whose functionality can be changed under program control, which combines high performance with efficient silicon implementation. This is illustrated through the results of a detailed silicon design study and the applications of the techniques to a combined SVD/QRD system.
引用
收藏
页码:1456 / 1460
页数:5
相关论文
共 50 条
  • [1] Modeling for application specific instruction set processor
    Dept. of Computer Science, University of Science and Technology of China, Hefei 230027, China
    不详
    Harbin Gongye Daxue Xuebao, 2008, 7 (1125-1130):
  • [2] A floating point CORDIC based SVD processor
    Liu, Z
    Dickson, K
    McCanny, JV
    IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, PROCEEDINGS, 2003, : 194 - 203
  • [3] CORDIC ARITHMETIC FOR AN SVD PROCESSOR
    CAVALLARO, JR
    LUK, FT
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1988, 5 (03) : 271 - 290
  • [4] An Application Specific Instruction Set Processor Optimized for FFT
    Wang, Wenxiang
    Li, Ling
    Zhang, Guangfei
    Liu, Dong
    Qiu, Ji
    2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
  • [5] QRD and SVD processor design based on an approximate rotations algorithm
    Dickson, K
    Liu, Z
    McCanny, A
    2004 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, PROCEEDINGS, 2004, : 42 - 47
  • [6] VLSI IMPLEMENTATION OF A CORDIC SVD PROCESSOR
    CAVALLARO, JR
    KELEHER, MP
    PRICE, RH
    THOMAS, GS
    EIGHTH BIENNIAL UNIVERSITY/GOVERNMENT/INDUSTRY MICROELECTRONICS SYMPOSIUM, 1989, : 256 - 260
  • [7] An Application-specific Instruction Set Processor for Microgrid Simulation
    Mauricio Brenes, Edgar
    Meza, Carlos
    2019 IEEE 39TH CENTRAL AMERICA AND PANAMA CONVENTION (CONCAPAN XXXIX), 2019, : 51 - 56
  • [8] An Application Specific Instruction Set Processor (ASIP) for the Niederreiter Cryptosystem
    Hu, Jingwei
    Dai, Wangchen
    Yao, Liu
    Cheung, Ray C. C.
    2018 6TH INTERNATIONAL SYMPOSIUM ON DIGITAL FORENSIC AND SECURITY (ISDFS), 2018, : 271 - 276
  • [9] Design of an application specific instruction set processor for a universal bitstream codec
    Choi, Seung-Hyun
    Roh, Tae-Moon
    Song, Yong Ho
    Lee, Seong-Won
    IEICE ELECTRONICS EXPRESS, 2014, 11 (24):
  • [10] An Application-specific Instruction Set Processor for Power Quality Monitoring
    Vaas, Steffen
    Reichenbach, Marc
    Fey, Dietmar
    2016 IEEE 30TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), 2016, : 181 - 188