Low-power digital filtering using approximate processing

被引：77

作者：

Ludwig, JT ^{[1
]}

Nawab, SH ^{[1
]}

Chandrakasan, AP ^{[1
]}

机构：

[1] BOSTON UNIV,KNOWLEDGE BASED SIGNAL PROC GRP,BOSTON,MA 02215

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1996年 / 31卷 / 03期

关键词：

D O I：

10.1109/4.494201

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We present an algorithmic approach to the design of low-power frequency-selective digital filters based on the concepts of adaptive filtering and approximate processing. The proposed approach uses a feedback mechanism in conjunction with well-known implementation structures for finite impulse response (FIR) and infinite impulse response (IIR) digital filters; Our algorithm is designed to reduce the total switched capacitance by dynamically varying the filter order based on signal statistics. A factor of 10 reduction in power consumption over fixed-order filters is demonstrated for the filtering of speech signals.

引用

页码：395 / 400

页数：6

共 50 条

[31] Locate: Low-Power Viterbi Decoder Exploration using Approximate Adders
Bhattacharjya, Rajat
Maity, Biswadip
Dutt, Nikil
PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2023, GLSVLSI 2023, 2023, : 409 - 413
[32] Low-power and variation-aware approximate arithmetic units for Image Processing Applications
Mirzaei, Mohammad
Mohammadi, Siamak
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2021, 138
[33] A Low-Power Configurable Adder for Approximate Applications
Yang, Tongxin
Ukezono, Tomoaki
Sato, Toshinori
2018 19TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2018, : 347 - 352
[34] Approximate Memory for Low-Power Video Applications
Das, H.
Haidous, A. A.
Smith, S. C.
Gong, N.
IEEE ACCESS, 2023, 11 : 57735 - 57744
[35] A Low-Power Dynamic Divider for Approximate Applications
Hashemi, Soheil
Bahar, R. Iris
Reda, Sherief
2016 ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2016,
[36] Noise Reduction for Low-Power Broadband Filtering
Liu, Renfei
Parhi, Keshab K.
ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1012 - 1015
[37] A low-power SHA-3 designs using embedded digital signal processing slice on FPGA
Kundi, Dur-e-Shahwar
Aziz, Arshad
COMPUTERS & ELECTRICAL ENGINEERING, 2016, 55 : 138 - 152
[38] LOW-POWER ULTRASONIC-IMAGING USING DIGITAL CORRELATION
HAYWARD, G
GORFU, Y
ULTRASONICS, 1989, 27 (05) : 288 - 296
[39] Low-power digital filter implementations using ternary coefficients
Hezar, R
Madisetti, VK
VLSI SIGNAL PROCESSING, IX, 1996, : 179 - 188
[40] Low-power FIR digital filters using residue arithmetic
Freking, WL
Parhi, KK
THIRTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1998, : 739 - 743

← 1 2 3 4 5 →