Low-power digital filtering using approximate processing

被引：77

作者：

Ludwig, JT ^{[1
]}

Nawab, SH ^{[1
]}

Chandrakasan, AP ^{[1
]}

机构：

[1] BOSTON UNIV,KNOWLEDGE BASED SIGNAL PROC GRP,BOSTON,MA 02215

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1996年 / 31卷 / 03期

关键词：

D O I：

10.1109/4.494201

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We present an algorithmic approach to the design of low-power frequency-selective digital filters based on the concepts of adaptive filtering and approximate processing. The proposed approach uses a feedback mechanism in conjunction with well-known implementation structures for finite impulse response (FIR) and infinite impulse response (IIR) digital filters; Our algorithm is designed to reduce the total switched capacitance by dynamically varying the filter order based on signal statistics. A factor of 10 reduction in power consumption over fixed-order filters is demonstrated for the filtering of speech signals.

引用

页码：395 / 400

页数：6

共 50 条

[21] Low-power digital
University of California, Davis, CA, United States
不详
Dig Tech Pap IEEE Int Solid State Circuits Conf, 2008, (304):
[22] Low-Power Approximate Multipliers Using Encoded Partial Products and Approximate Compressors
Ansari, Mohammad Saeed
Jiang, Honglan
Cockburn, Bruce F.
Han, Jie
IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2018, 8 (03) : 404 - 416
[23] A low-power design technique for digital signal processing applications
Varga, L
Hosszu, G
Kovács, F
MELECON 2000: INFORMATION TECHNOLOGY AND ELECTROTECHNOLOGY FOR THE MEDITERRANEAN COUNTRIES, VOLS 1-3, PROCEEDINGS, 2000, : 827 - 830
[24] An Approximate Low-Power Lifting Scheme Using Reversible Logic
Raveendran, Sithara
Edavoor, Pranose J.
Kumar, Nithin Y. B.
Vasantha, M. H.
IEEE ACCESS, 2020, 8 : 183367 - 183377
[25] Low-Power Approximate MAC Unit
Esposito, Darjn
Strollo, Antonio G. M.
Alioto, Massimo
2017 13TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME), 2017, : 81 - 84
[26] Low-power design by hazard filtering
Agrawal, VD
TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 193 - 197
[27] Low-Power Frequency Selective Filtering
Liu, Renfei
Parhi, Keshab K.
ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 245 - 248
[28] Using SOI to achieve low-power consumption in digital
Pelloie, JL
2005 IEEE International SOI Conference, Proceedings, 2005, : 14 - 17
[29] Genetic synthesis techniques for low-power digital signal processing circuits
Univ of Wales Cardiff, Cardiff, United Kingdom
IEE Colloq Dig, 29 (var paging):
[30] A new method for low-power digital signal processing block design
QI Yue
Wei Bin
Wang Qin
Zhao Hongzhi
ISTM/2007: 7TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-7, CONFERENCE PROCEEDINGS, 2007, : 6376 - 6379

← 1 2 3 4 5 →