Efficient optimal design space characterization methodologies

被引：12

作者：

Blythe, SA

Walker, RA

机构：

[1] St Louis Univ, Parks Coll, Dept Comp Sci, St Louis, MO 63156 USA

[2] Kent State Univ, Dept Math & Comp Sci, Kent, OH 44242 USA

来源：

ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS | 2000年 / 5卷 / 03期

关键词：

bounding; clock-length determination; design space exploration; efficient searching; high-level synthesis; module selection; scheduling;

D O I：

10.1145/348019.348058

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

One of the primary advantages of a high-level synthesis system is its ability to explore the design space. This paper presents several methodologies for design space exploration that compute all optimal tradeoff points for the combined problem of scheduling, clock-length determination, and module selection. We discuss how each methodology takes advantage of the structure within the design space itself as well as the structure of, and interactions among, each of the three subproblems.

引用

页码：322 / 336

页数：15

共 15 条

[1] [Anonymous], 1994, SPECIFICATION DESIGN
[2] [Anonymous], P DAC
[3] Toward a practical methodology for completely characterizing the optimal design space
Blythe, SA
Walker, RA
[J]. 9TH INTERNATIONAL SYMPOSIUM ON SYSTEMS SYNTHESIS, PROCEEDINGS, 1996, : 8 - 13
[4] BRAYTON RK, 1984, SENSITIVITY OPTIMZAT
[5] CHAIYAKUL V, 1992, P EURO DAC, P60
[6] Computing lower bounds on functional units before scheduling
Chaudhuri, S
Walker, RA
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1996, 4 (02) : 273 - 279
[7] Chaudhuri S., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P456, DOI 10.1109/92.335014
[8] CHEN LG, 1991, P 1991 IEEE INT S CI, P2200
[9] De Micheli Giovanni, 1994, Synthesis and Optimization of Digital Circuits
[10] JHA P, 1995, P C AS PAC DES AUT C

← 1 2 →