Randomized Multitopology Logic Against Differential Power Analysis

被引:22
作者
Avital, Moshe [1 ]
Dagan, Hadar [1 ]
Keren, Osnat [1 ]
Fish, Alexander [1 ]
机构
[1] Bar Ilan Univ, Fac Engn, IL-52900 Ramat Gan, Israel
关键词
Advanced encryption standard (AES); differential power analysis (DPA); random number generator (RNG); randomized multitopology logic (RMTL); RESISTANCE; SECURITY;
D O I
10.1109/TVLSI.2014.2320154
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Side channel attacks have become one of the most significant problems in modern digital systems. In particular, differential power analysis (DPA) has emerged as a powerful technique because it does not require any assumptions regarding the hardware implementation of a crypto-chip. In this paper, a new randomized multitopology logic (RMTL) is proposed to enhance immunity to DPA. RMTL refers to a family of dedicated security-oriented gates whose power profile cannot be predicted by external observers. Specifically, each gate of this logic can be configured in real time to operate in a different circuit topology, where each topology induces a different power profile. Immunity to DPA attacks is obtained by randomly changing each gate's topology on run time. The suggested approach can coexist with common existing countermeasures. Theoretical analysis and simulation results, conducted in a standard 40-nm technology, clearly show higher immunity to DPA attacks when using the proposed approach compared with standard CMOS implementation.
引用
收藏
页码:702 / 711
页数:10
相关论文
共 36 条
[1]   A general model for Differential Power Analysis attacks to static logic circuits [J].
Alioto, Massimo ;
Poli, Massimo ;
Rocchi, Santina .
PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, :3346-3349
[2]  
[Anonymous], 2010 10 IEEE INT C S
[3]  
Boey KH, 2010, PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), P756, DOI 10.1109/APCCAS.2010.5774887
[4]  
Bucci M, 2006, LECT NOTES COMPUT SC, V4249, P232
[5]  
Chari S, 2002, LECT NOTES COMPUT SC, V2523, P13
[6]  
Coron JS, 2001, LECT NOTES COMPUT SC, V1965, P231
[7]  
Coron JS, 1999, LECT NOTES COMPUT SC, V1717, P292
[8]  
Finkenzeller K., 2010, RFID handbook
[9]  
Gammel B., 2010, U.S. Patent, Patent No. 7694156
[10]   AES-based security coprocessor IC in 0.18-μm CMOS with resistance to differential power analysis side-channel attacks [J].
Hwang, DD ;
Tiri, K ;
Hodjat, A ;
Lai, BC ;
Yang, SL ;
Schallmont, P ;
Verbauwhede, I .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (04) :781-791