Vertical MOS transistors with 70 nm channel length

被引:51
作者
Risch, L
Krautschneider, WH
Hofmann, F
Schafer, H
Aeugle, T
Rosner, W
机构
[1] Siemens AG, Corporate Research and Development
关键词
D O I
10.1109/16.535340
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Vertical nMOS transistors with channel lengths down to 70 nm and thin gate oxides have been fabricated using LPCVD epitaxy for the definition of the channel region instead of fine line lithography. The devices show drain current and transconductance values comparable to very advanced planar transistors. For the shortest channel length a very strong increase of saturation current is observed and is attributed to V-t shift and floating substrate effects. Moreover, transconductance may indicate ballistic overshoot. Besides high saturation currents due to very short channel lengths higher integration density seems to be very attractive for special applications.
引用
收藏
页码:1495 / 1498
页数:4
相关论文
共 6 条
[1]   VERTICAL SI-METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT TRANSISTORS WITH CHANNEL LENGTHS OF 50 NM BY MOLECULAR-BEAM EPITAXY [J].
GOSSNER, H ;
EISELE, I ;
RISCH, L .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1994, 33 (4B) :2423-2428
[2]  
HOFMANN F, 1995 SSDM, P46
[3]  
HORI A, 1993, IEEE IEDM, P19
[4]  
PERERA AH, 1994, INTERNATIONAL ELECTRON DEVICES MEETING 1994 - IEDM TECHNICAL DIGEST, P851, DOI 10.1109/IEDM.1994.383279
[5]  
RISCH L, P ESSDERC 95, P101
[6]  
Takato H., 1988, International Electron Devices Meeting. Technical Digest (IEEE Cat. No.88CH2528-8), P222, DOI 10.1109/IEDM.1988.32796