Poly-Si TFTs with asymmetric dual-gate for kink current reduction

被引:27
作者
Lee, MC [1 ]
Han, MK [1 ]
机构
[1] Seoul Natl Univ, Sch Elect Engn, Seoul 151, South Korea
关键词
asymmetric dual-gate; kink current; poly-Si thin-film transistor (TFT);
D O I
10.1109/LED.2003.821670
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Poly-Si thin-film transisitors (TFTs) with an asymmetric dual-gate, which reduces the kink current considerably, have been proposed and fabricated without any additional mask. Asymmetric dual-gate TFTs consist of a long gate and a short gate, which are located near the source and the drain, respectively. In the saturation regime, the short gate would induce the pinchoff near the drain, while the long gate may operate in the linear mode so that the kink effect only occurs at the channel under short gate. We have successfully fabricated asymmetric dual-gate TFTs and experimental results show that the kink current is successfully reduced. We also performed numerical simulation of electrical potential at the floated n+ region in order to verify the experimental result.
引用
收藏
页码:25 / 27
页数:3
相关论文
共 7 条
[1]   High-performance laser-processed polysilicon thin-film transistors [J].
Giust, GK ;
Sigmon, TW ;
Boyce, JB ;
Ho, J .
IEEE ELECTRON DEVICE LETTERS, 1999, 20 (02) :77-79
[2]   AVALANCHE-INDUCED EFFECTS IN POLYSILICON THIN-FILM TRANSISTORS [J].
HACK, M ;
LEWIS, AG .
IEEE ELECTRON DEVICE LETTERS, 1991, 12 (05) :203-205
[3]  
Hack M., 1993, IEDM, P385
[4]   Kink-free polycrystalline silicon double-gate elevated-channel thin-film transistors [J].
Kumar, A ;
Sin, JKO ;
Nguyen, CT ;
Ko, PK .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (12) :2514-2520
[5]   Low-temperature polysilicon TFT with counter-doped lateral body terminal [J].
Lee, MC ;
Yoo, JS ;
Han, MK .
ELECTRONICS LETTERS, 2002, 38 (05) :255-256
[6]  
SASAOKA T, 2001, SID 01, P384
[7]  
Shimoda T., 1998, Proceedings of the 18th. International Display Research Conference. Asia Display '98, P217