Reliability and Hardware Implementation of Rank Modulation Flash Memory

被引:0
作者
Ma, Yanjun [1 ]
Kan, Edwin Chihchuan [2 ]
Li, Yue [3 ]
Bruck, Jehoshua [3 ]
机构
[1] Intellectual Ventures, Invent Dev Fund, Bellevue, WA 98005 USA
[2] Cornell Univ, Dept Elect Engn, Ithaca, NY 14850 USA
[3] CALTECH, Dept Elect Engn, Pasadena, CA 91125 USA
来源
2015 15TH NON-VOLATILE MEMORY TECHNOLOGY SYMPOSIUM (NVMTS) | 2015年
关键词
flash memory; rank modulation; reliability; CODES;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We review a novel data representation scheme for NAND flash memory named rank modulation (Rill), and discuss its hardware implementation. We show that under the normal threshold voltage (V-th) variations, RM has intrinsic read reliability advantage over conventional multiple-level cells. Test results demonstrating superior reliability using commercial flash chips are reviewed and discussed. We then present a read method based on relative sensing time, which can obtain the rank of all cells in the group in one read cycle. The improvement in reliability and read speed enable similar program-and-verify time in RM as that of conventional MLC flash.
引用
收藏
页数:5
相关论文
共 50 条
  • [41] Challenges of Flash Memory for Next Decade
    Ishimaru, Kazunari
    [J]. 2021 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2021,
  • [42] Flash memory failure analysis: Advanced flash memory analysis
    Freescale Semiconductor, Inc., Austin, TX, United States
    [J]. Electron. Device Fail. Anal., 2009, 2 (30-34):
  • [43] A device simulation of the BBT effect in flash memory cells and implications for the development of high-reliability memory cells
    Hayashi, T
    Fukuda, K
    Ohno, M
    Nishi, K
    Kita, A
    [J]. ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 1996, 79 (11): : 51 - 57
  • [44] A Reliability-Aware Address Mapping Strategy for NAND Flash Memory Storage Systems
    Wang, Yi
    Huang, Min
    Shao, Zili
    Chan, Henry C. B.
    Bathen, Luis Angel D.
    Dutt, Nikil D.
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (11) : 1623 - 1631
  • [45] Snake-in-the-Box Codes for Rank Modulation
    Yehezkeally, Yonatan
    Schwartz, Moshe
    [J]. 2012 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY PROCEEDINGS (ISIT), 2012,
  • [46] Data Archiving in 1x-nm NAND Flash Memories: Enabling Long-Term Storage using Rank Modulation and Scrubbing
    Li, Yue
    Gad, Eyal En
    Jiang, Anxiao
    Bruck, Jehoshua
    [J]. 2016 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2016,
  • [47] Snake-in-the-Box Codes for Rank Modulation
    Yehezkeally, Yonatan
    Schwartz, Moshe
    [J]. IEEE TRANSACTIONS ON INFORMATION THEORY, 2012, 58 (08) : 5471 - 5483
  • [48] Generalized Gray Codes for Local Rank Modulation
    Gad, Eyal En
    Langberg, Michael
    Schwartz, Moshe
    Bruck, Jehoshua
    [J]. IEEE TRANSACTIONS ON INFORMATION THEORY, 2013, 59 (10) : 6664 - 6673
  • [49] An effective flash memory manager for reliable flash memory space management
    Kim, HJ
    Lee, SG
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2002, E85D (06) : 950 - 964
  • [50] Hardware-Based Implementation of Algorithms for Data Replacement in Cache Memory of Processor Cores
    Titarenko, Larysa
    Kharchenko, Vyacheslav
    Puidenko, Vadym
    Perepelitsyn, Artem
    Barkalov, Alexander
    [J]. COMPUTERS, 2024, 13 (07)