Reliability and Hardware Implementation of Rank Modulation Flash Memory

被引:0
|
作者
Ma, Yanjun [1 ]
Kan, Edwin Chihchuan [2 ]
Li, Yue [3 ]
Bruck, Jehoshua [3 ]
机构
[1] Intellectual Ventures, Invent Dev Fund, Bellevue, WA 98005 USA
[2] Cornell Univ, Dept Elect Engn, Ithaca, NY 14850 USA
[3] CALTECH, Dept Elect Engn, Pasadena, CA 91125 USA
来源
2015 15TH NON-VOLATILE MEMORY TECHNOLOGY SYMPOSIUM (NVMTS) | 2015年
关键词
flash memory; rank modulation; reliability; CODES;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We review a novel data representation scheme for NAND flash memory named rank modulation (Rill), and discuss its hardware implementation. We show that under the normal threshold voltage (V-th) variations, RM has intrinsic read reliability advantage over conventional multiple-level cells. Test results demonstrating superior reliability using commercial flash chips are reviewed and discussed. We then present a read method based on relative sensing time, which can obtain the rank of all cells in the group in one read cycle. The improvement in reliability and read speed enable similar program-and-verify time in RM as that of conventional MLC flash.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] Rank Modulation for Flash Memories
    Jiang, Anxiao
    Mateescu, Robert
    Schwartz, Moshe
    Bruck, Jehoshua
    IEEE TRANSACTIONS ON INFORMATION THEORY, 2009, 55 (06) : 2659 - 2673
  • [2] Rank-Modulation Rewrite Coding for Flash Memories
    Gad, Eyal En
    Yaakobi, Eitan
    Jiang, Anxiao
    Bruck, Jehoshua
    IEEE TRANSACTIONS ON INFORMATION THEORY, 2015, 61 (08) : 4209 - 4226
  • [3] Local Rank Modulation for Flash Memories
    Horovitz, Michal
    Etzion, Tuvi
    IEEE TRANSACTIONS ON INFORMATION THEORY, 2019, 65 (03) : 1705 - 1713
  • [4] Hardware/Software Architecture for Flash Memory Storage Systems
    Min, Sang Lyul
    Nam, Eyee Hyun
    PROCEEDINGS OF THE PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '11), 2011, : 235 - 236
  • [5] Overerase phenomena: An insight into Flash memory reliability
    Chimenton, A
    Pellati, P
    Olivo, P
    PROCEEDINGS OF THE IEEE, 2003, 91 (04) : 617 - 626
  • [6] Index Programming for Flash Memory
    Yassine, Hachem
    Coon, Justin P.
    Simmons, David E.
    IEEE TRANSACTIONS ON COMMUNICATIONS, 2017, 65 (05) : 1886 - 1898
  • [7] Reliability issues and modeling of Flash and post-Flash memory (Invited Paper)
    Ielmini, Daniele
    MICROELECTRONIC ENGINEERING, 2009, 86 (7-9) : 1870 - 1875
  • [8] Novel Reliability Evaluation Method for NAND Flash Memory
    Jiang Xiao-bo
    Tan Xue-qing
    Huang Wei-pei
    TENCON 2015 - 2015 IEEE REGION 10 CONFERENCE, 2015,
  • [9] Rank Determination by Winner-Take-All Circuit for Rank Modulation Memory
    Kim, Mina
    Twigg, Christopher M.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2016, 63 (04) : 326 - 330
  • [10] Balanced Multi-Cell Modulation for Flash Memory
    Ismail, Amr
    Sandell, Magnus
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (07) : 2394 - 2398