Improved Contacts to MoS2 Transistors by Ultra-High Vacuum Metal Deposition

被引:463
作者
English, Chris D. [1 ]
Shine, Gautam [1 ]
Dorgan, Vincent E. [2 ,4 ]
Saraswat, Krishna C. [1 ]
Pop, Eric [1 ,3 ]
机构
[1] Stanford Univ, Elect Engn, Stanford, CA 94305 USA
[2] Univ Illinois, Elect & Comp Engn, Urbana, IL 61801 USA
[3] Stanford Univ, Precourt Inst Energy, Stanford, CA 94305 USA
[4] Intel Corp, Hillsboro, OR 97124 USA
基金
美国国家科学基金会;
关键词
MoS2; contact resistance; 2D materials; transfer length; scaling contact pitch; FIELD-EFFECT-TRANSISTORS; ROUGHNESS SCATTERING; HIGH-MOBILITY; TRANSPORT; MOSFETS; IMPACT; WS2;
D O I
10.1021/acs.nanolett.6b01309
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
The scaling of transistors to sub-10 nm dimensions is strongly limited by their contact resistance (R-C). Here we present a systematic study of scaling MoS2 devices and contacts with varying electrode metals and controlled deposition conditions, over a wide range of temperatures (80 to 500 K), carrier densities (1012 to 1013 cm(-2)), and contact dimensions (20 to 500 nm). We uncover that Au deposited in ultra-high vacuum (similar to 10(-9) Torr) yields three times lower Rc than under normal conditions, reaching 740 Omega.mu m and specific contact resistivity 3 X 10(-7) Omega.cm(2), stable for over four months. Modeling reveals separate R-C contributions from the Schottky barrier and the series access resistance, providing key insights on how to further improve scaling of MoS2 contacts and transistor dimensions. The contact transfer length is similar to 35 nm at 300 K, which is verified experimentally using devices with 20 mn contacts and 70 nm contact pitch (CP), equivalent to the "14 nm" technology node.
引用
收藏
页码:3824 / 3830
页数:7
相关论文
共 49 条
[1]   MODELS FOR CONTACTS TO PLANAR DEVICES [J].
BERGER, HH .
SOLID-STATE ELECTRONICS, 1972, 15 (02) :145-&
[2]   Thickness Dependence of Hole Mobility in Ultrathin SiGe-Channel p-MOSFETs [J].
Chleirigh, Cait Ni ;
Theodore, N. David ;
Fukuyama, H. ;
Mure, S. ;
Ehrke, H. -Ulrich ;
Domenicucci, A. ;
Hoyt, Judy L. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (10) :2687-2694
[3]   Where Does the Current Flow in Two-Dimensional Layered Systems? [J].
Das, Saptarshi ;
Appenzeller, Joerg .
NANO LETTERS, 2013, 13 (07) :3396-3402
[4]   The impact of device footprint scaling on high-performance CMOS logic technology [J].
Deng, Jie ;
Kim, Keunwoo ;
Chuang, Ching-Te ;
Wong, H.-S. Philip .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (05) :1148-1155
[5]   Molecular Doping of Multilayer MoS2 Field-Effect Transistors: Reduction in Sheet and Contact Resistances [J].
Du, Yuchen ;
Liu, Han ;
Neal, Adam T. ;
Si, Mengwei ;
Ye, Peide D. .
IEEE ELECTRON DEVICE LETTERS, 2013, 34 (10) :1328-1330
[6]   Improved fin width scaling in fully-depleted FinFETs by source-drain implant optimization [J].
Duffy, R. ;
van Dal, M. J. H. ;
Pawlak, B. J. ;
Collaert, N. ;
Witters, L. ;
Rooyackers, R. ;
Kaiser, M. ;
Weemaes, R. G. R. ;
Jurczak, M. ;
Lander, R. J. P. .
ESSDERC 2008: PROCEEDINGS OF THE 38TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2008, :334-+
[7]   Mobility modelling of SOI MOSFETs [J].
Esseni, D ;
Abramo, A .
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2004, 19 (04) :S67-S70
[8]  
Fang H, 2012, NANO LETT, V12, P3788, DOI [10.1021/nl301702r, 10.1021/nl3040674]
[9]   Observation of trap-assisted space charge limited conductivity in short channel MoS2 transistor [J].
Ghatak, Subhamoy ;
Ghosh, Arindam .
APPLIED PHYSICS LETTERS, 2013, 103 (12)
[10]   Electron transport in strained-silicon directly on insulator ultrathin-body n-MOSFETs with body thickness ranging from 2 to 25 nm [J].
Gomez, Leonardo ;
Aberg, I. ;
Hoyt, J. L. .
IEEE ELECTRON DEVICE LETTERS, 2007, 28 (04) :285-287