Enabling Continuous Cu Seed Layer for Deep Through-Silicon-Vias With High Aspect Ratio by Sequential Sputtering and Electroless Plating

被引:17
作者
Zhang, Ziyue [1 ]
Ding, Yingtao [1 ]
Xiao, Lei [1 ]
Cai, Ziru [1 ]
Yang, Baoyan [1 ]
Chen, Zhiming [1 ]
Xie, Huikai [1 ]
机构
[1] Beijing Inst Technol, Beijing 100081, Peoples R China
基金
中国国家自然科学基金;
关键词
Electroless plating; 3D heterogeneous integration; high aspect ratio; seed layer; through-silicon-via; INTEGRATION;
D O I
10.1109/LED.2021.3105667
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This letter presents a new strategy for the formation of continuous Cu seed layer in high aspect ratio (HAR) through-silicon-vias (TSVs) with large depth based on sequential sputtering and electroless plating. The deposited seed layer is continuous and dense even at the bottom of the TSVs, which is difficultto achieve by individual sputtering or electroless plating. Combined with the spin coating of polyimide (PI) liner, atomic layer deposition (ALD) of TiN barrier layer, and electroplating of Cu conductor, TSVs with diameter of 9 mu m and depth of 141 mu m are successfully fabricated, and the aspect ratio is 15.5. The TSVs are fully filled without cracks or voids, proving the good quality of seed layers. Electrical measurements show that the minimum capacitance of a single TSV is around 145 fF, and the leakage current is about 3.4 pA at 20 V, indicating good electrical properties of the fabricated TSVs and the feasibility of the proposed fabrication flow in deep HAR TSV applications.
引用
收藏
页码:1520 / 1523
页数:4
相关论文
共 18 条
[1]  
[Anonymous], 2015, INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS 2.0
[2]   Heterogeneous System Level Integration Using Active Si Interposer [J].
Chidambaram, Vivek ;
Siang, Sharon Lim Pei ;
Wang Xiangyu ;
Sekhar, Vasarla Nagendra ;
Bhattacharya, Surya .
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2019, 7 (01) :1209-1216
[3]  
Civale Y., 2012, P 4 EL SYST INT TECH, P1, DOI [10.1109/ESTC.2012.6542051, DOI 10.1109/ESTC.2012.6542051]
[4]   An overview of through-silicon-via technology and manufacturing challenges [J].
Gambino, Jeffrey P. ;
Adderly, Shawn A. ;
Knickerbocker, John U. .
MICROELECTRONIC ENGINEERING, 2015, 135 :73-106
[5]  
Inoue F, 2014, IEEE INT 3D SYST
[6]   Electroless Cu deposition on atomic layer deposited Ru as novel seed formation process in through-Si vias [J].
Inoue, Fumihiro ;
Philipsen, Harold ;
Radisic, Aleksandar ;
Armini, Silvia ;
Civale, Yann ;
Leunissen, Peter ;
Kondo, Muneharu ;
Webb, Eric ;
Shingubara, Shoso .
ELECTROCHIMICA ACTA, 2013, 100 :203-211
[7]   Development of 3-D Silicon Module With TSV for System in Packaging [J].
Khan, Navas ;
Rao, Vempati Srinivasa ;
Lim, Samuel ;
We, Ho Soon ;
Lee, Vincent ;
Zhang, Xiaowu ;
Liao, E. B. ;
Nagarajan, Ranganathan ;
Chai, T. C. ;
Kripesh, V. ;
Lau, John H. .
IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2010, 33 (01) :3-9
[8]   3D system integration on 300 mm wafer level: High-aspect-ratio TSVs with ruthenium seed layer by thermal ALD and subsequent copper electroplating [J].
Kilige, Sebastian ;
Bartusseck, Irene ;
Junige, Marcel ;
Neumann, Volker ;
Reif, Johanna ;
Wenzel, Christian ;
Boettcher, Mathias ;
Albert, Matthias ;
Wolf, M. Juergen ;
Bartha, Johann W. .
MICROELECTRONIC ENGINEERING, 2019, 205 :20-25
[9]  
Koyanagi M, 2013, 2013 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM)
[10]  
Kumar A, 2017, S VLSI TECH, pT56, DOI 10.23919/VLSIT.2017.7998199