共 12 条
- [1] BESSOT D, 1993, 2 EUR C RAD ITS EFF, P563
- [3] HOYER G, GOMAC 1999 MAR, V24, P188
- [4] LOW-POWER SEU IMMUNE CMOS MEMORY-CIRCUITS [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1992, 39 (06) : 1679 - 1684
- [5] SEU-HARDENED RESISTIVE-LOAD STATIC RAMS [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1991, 38 (06) : 1478 - 1485
- [6] MCMORROW D, 1999, IN PRESS 5 RADECS P
- [8] AN SEU-HARDENED CMOS DATA LATCH DESIGN [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1988, 35 (06) : 1682 - 1687