共 50 条
[22]
Short Paper: Analysis of Vivado implementation strategies regarding side-channel leakage for FPGA-based AES implementations
[J].
PROCEEDINGS OF THE 13TH INTERNATIONAL WORKSHOP ON HARDWARE AND ARCHITECTURAL SUPPORT FOR SECURITY AND PRIVACY, HASP 2024,
2024,
:45-49
[23]
Systematic Classification of Side-Channel Attacks: A Case Study for Mobile Devices
[J].
IEEE COMMUNICATIONS SURVEYS AND TUTORIALS,
2018, 20 (01)
:465-488
[25]
Influence of Synthesis Parameters on Vulnerability to Side-Channel Attacks
[J].
2021 10TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING, MECO,
2021,
:735-740
[28]
Invariant of Enhanced AES Algorithm Implementations Against Power Analysis Attacks
[J].
CMC-COMPUTERS MATERIALS & CONTINUA,
2022, 72 (01)
:1861-1875
[29]
Temperature Impact on Remote Power Side-Channel Attacks on Shared FPGAs
[J].
2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE,
2023,
[30]
Analysis and countermeasures to side-channel attacks: a hardware design perspective
[J].
2019 14TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC 2019),
2019,
:1-4