Fracture Simulation of Redistribution Layer in Fan-Out Wafer-Level Package Based on Fatigue Crack Growth Characteristics of Insulating Polymer

被引:1
|
作者
Nagase, Koichi [1 ]
Fujii, Atsushi [1 ]
Zhong, Kaiwen [2 ]
Kariya, Yoshiharu [2 ]
机构
[1] Asahi Kasei Corp, Fab Mat Res & Dev Dept, Fuji, Shizuoka, Japan
[2] Shibaura Inst Technol, Dept Mat Sci & Engn, Koto Ku, Tokyo, Japan
关键词
Finite Element Analysis (FEA); Simulation; Reliability; Delamination; Fan-Out Wafer-Level Packaging (FOWLP); Insulating polymer; Fatigue crack growth; Paris' law; threshold energy release rate range; ADHESION;
D O I
10.1109/ECTC51906.2022.00255
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
For improving and enhancing the performance and reliability of the package, it is quite valuable to research fracture behaviors of the interlayer insulating polymer in the package, which is influenced by thermal and physical stresses during the operation or the manufacturing process. If the reliability of the package can be known in advance by simulation, it can be expected to greatly help in material selections and package designs. While fracture simulation using energy release rate (G) computed by finite element analysis (FEA) and critical energy release rate (Gc) obtained experimentally has been recently reported by many researchers, it has not precisely indicated its fracture mechanism. We discussed fatigue fracture behaviors related to initial crack growth under a thermal cycle, and suggested fracture simulation by FEA based on fatigue crack growth properties of insulating polymer materials in Fan-Out Wafer-Level Package (FOWLP). The photosensitive polymers (2-types of polyimides, and phenolic resin) were evaluated in this study. The relationship between the fatigue crack propagation rate and the energy release rate range (Delta G(i)) at the interface between an insulating polymer film and copper (Cu) on the Si wafer was obtained by the cyclic peel test under room temperature (298K) and arbitrary stress. The relationship between the fatigue crack propagation rate and the energy release rate range (Delta G(b)) in a self-supported bulk film was obtained by the conventional fracture mechanic method. Threshold energy release rate range (Delta G(th)) was found from each crack propagation rate for the Delta G(i) and the Delta G(b). We calculated the energy release rate range (Delta G(sim)) from FEA with the FOWLP model under a thermal cycle stress, predicted that created cracks of the insulating polymer at the side walls of Cu wiring layers in the FOWLP model would grow to which direction to insulating polymer bulk or polymer/Cu interface. As analyzed by the normalized Delta G(sim)/interface-Delta G(th) (Delta G(i_th)) and Delta G(sim)/bulk-Delta G(th) (Delta G(b_th)), it was realized that the value of Delta G(sim)/Delta G(i_th) was higher than that of Delta G(sim)/Delta G(b_th). By this result, we judged that the created cracks at the side walls of Cu wiring layers in FOWLP model would grow to polymer/Cu interface rather than polymer bulk, when the interface crack runs to a corner of a Cu layer. Moreover, it was realized that a polyimide type resin would be more suitable to suppress growing cracks than a phenol resin with the results of peel judgement by Delta G(sim)/Delta G(i_)(th). Also, as Delta G(sim)/VG(i_th) was higher than G/interface-Gc (G(i_c)), it was realized that the peel judgement using G/G(i_c) was insufficient to estimate fracture. This study would help in the selection of optimal materials for designed package structures and design guides for high reliability package structures.
引用
收藏
页码:1602 / 1607
页数:6
相关论文
共 50 条
  • [31] An Electromagnetic Bandgap Structure Integrated With RF LNA Using Integrated Fan-Out Wafer-Level Package for Gigahertz Noise Suppression
    Wei, Pei-Shen
    Tsai, Ming-Hsien
    Hsu, Sen-Kuei
    Shen, Chi-Kai
    Wu, Tzong-Lin
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2018, 66 (12) : 5482 - 5490
  • [32] Solder Joint Reliability Simulation of Fan-out Wafer Level Package (FOWLP) Considering Viscoelastic Material Properties
    Chen, Zhaohui
    Zhang, Xiaowu
    Lim, Sharon Pei Siang
    Lim, Simon Siak Boon
    Lau, Boon Long
    Han, Yong
    Jong, Ming Chinq
    Liu, Songlin
    Wang, Xiaobai
    Andriani, Yosephine
    2018 IEEE 20TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2018, : 573 - 579
  • [33] High Temperature Storage Simulation and Strain Analysis of Solder Ball in Fan-Out Wafer Level Package (FOWLP)
    Su, Peng
    Xu, Cheng
    Su, Meiying
    Dai, Fengwei
    Sun, Peng
    Cao, Liqiang
    2023 24TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2023,
  • [34] Warpage Prediction and Optimization for Embedded Silicon Fan-Out Wafer-Level Packaging Based on an Extended Theoretical Model
    Chen, Cheng
    Yu, Daquan
    Wang, Teng
    Xiao, Zhiyi
    Wan, Lixi
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2019, 9 (05): : 845 - 853
  • [35] On the Feasibility of Fan-Out Wafer-Level Packaging of Capacitive Micromachined Ultrasound Transducers (CMUT) by Using Inkjet-Printed Redistribution Layers
    Roshanghias, Ali
    Dreissigacker, Marc
    Scherf, Christina
    Bretthauer, Christian
    Rauter, Lukas
    Zikulnig, Johanna
    Braun, Tanja
    Becker, Karl-F.
    Rzepka, Sven
    Schneider-Ramelow, Martin
    MICROMACHINES, 2020, 11 (06)
  • [36] A Miniature Electromagnetic Bandgap Structure Using Integrated Fan-Out Wafer-Level Package (InFO-WLP) for Gigahertz Noise Suppression
    Tsai, Ming-Hsien
    Hsu, Sen-Kuei
    Shen, Chi-Kai
    Wei, Pei-Shen
    Chern, Chan-Hong
    Wu, Tzong-Lin
    2018 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM - IMS, 2018, : 1542 - 1544
  • [37] Full-wave RF Modeling of a Fan-Out Wafer-Level Packaging Technology Based on Al-Al Wafer Bonding
    Stocchi, M.
    Wietstruck, M.
    Schulze, S.
    Zhibo, C.
    Tolunay, S.
    Kaynak, M.
    2020 IEEE 20TH TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS (SIRF), 2020, : 60 - 62
  • [38] Fabrication of high Q factor integrated passive devices based on embedded Fan-out wafer level package
    Zhou, Xiufeng
    Ming, Xuefei
    Ji, Yong
    Gao, Nayan
    Li, Yang
    Yao, Xin
    Xue, Kai
    2017 18TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2017, : 601 - 604
  • [39] Warpage Simulation and Optimization of Fan-Out Wafer level Package(FO-WLP) with TMV under Different Processes
    Guo, Yanhui
    Zhang, Guohua
    Wang, Jianfeng
    2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 297 - 301
  • [40] The Redistribution Layer-First Embedded Fan-Out Wafer Level Packaging for 2-D Ultrasonic Transducer Arrays
    Lu, Yao
    Yu, Daquan
    Wan, Lixi
    Zhang, Xiaodong
    Xiang, Min
    Zhang, Zhiqiang
    Su, Min
    Qiu, Weibao
    IEEE ELECTRON DEVICE LETTERS, 2021, 42 (09) : 1374 - 1377