Fracture Simulation of Redistribution Layer in Fan-Out Wafer-Level Package Based on Fatigue Crack Growth Characteristics of Insulating Polymer

被引:1
|
作者
Nagase, Koichi [1 ]
Fujii, Atsushi [1 ]
Zhong, Kaiwen [2 ]
Kariya, Yoshiharu [2 ]
机构
[1] Asahi Kasei Corp, Fab Mat Res & Dev Dept, Fuji, Shizuoka, Japan
[2] Shibaura Inst Technol, Dept Mat Sci & Engn, Koto Ku, Tokyo, Japan
关键词
Finite Element Analysis (FEA); Simulation; Reliability; Delamination; Fan-Out Wafer-Level Packaging (FOWLP); Insulating polymer; Fatigue crack growth; Paris' law; threshold energy release rate range; ADHESION;
D O I
10.1109/ECTC51906.2022.00255
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
For improving and enhancing the performance and reliability of the package, it is quite valuable to research fracture behaviors of the interlayer insulating polymer in the package, which is influenced by thermal and physical stresses during the operation or the manufacturing process. If the reliability of the package can be known in advance by simulation, it can be expected to greatly help in material selections and package designs. While fracture simulation using energy release rate (G) computed by finite element analysis (FEA) and critical energy release rate (Gc) obtained experimentally has been recently reported by many researchers, it has not precisely indicated its fracture mechanism. We discussed fatigue fracture behaviors related to initial crack growth under a thermal cycle, and suggested fracture simulation by FEA based on fatigue crack growth properties of insulating polymer materials in Fan-Out Wafer-Level Package (FOWLP). The photosensitive polymers (2-types of polyimides, and phenolic resin) were evaluated in this study. The relationship between the fatigue crack propagation rate and the energy release rate range (Delta G(i)) at the interface between an insulating polymer film and copper (Cu) on the Si wafer was obtained by the cyclic peel test under room temperature (298K) and arbitrary stress. The relationship between the fatigue crack propagation rate and the energy release rate range (Delta G(b)) in a self-supported bulk film was obtained by the conventional fracture mechanic method. Threshold energy release rate range (Delta G(th)) was found from each crack propagation rate for the Delta G(i) and the Delta G(b). We calculated the energy release rate range (Delta G(sim)) from FEA with the FOWLP model under a thermal cycle stress, predicted that created cracks of the insulating polymer at the side walls of Cu wiring layers in the FOWLP model would grow to which direction to insulating polymer bulk or polymer/Cu interface. As analyzed by the normalized Delta G(sim)/interface-Delta G(th) (Delta G(i_th)) and Delta G(sim)/bulk-Delta G(th) (Delta G(b_th)), it was realized that the value of Delta G(sim)/Delta G(i_th) was higher than that of Delta G(sim)/Delta G(b_th). By this result, we judged that the created cracks at the side walls of Cu wiring layers in FOWLP model would grow to polymer/Cu interface rather than polymer bulk, when the interface crack runs to a corner of a Cu layer. Moreover, it was realized that a polyimide type resin would be more suitable to suppress growing cracks than a phenol resin with the results of peel judgement by Delta G(sim)/Delta G(i_)(th). Also, as Delta G(sim)/VG(i_th) was higher than G/interface-Gc (G(i_c)), it was realized that the peel judgement using G/G(i_c) was insufficient to estimate fracture. This study would help in the selection of optimal materials for designed package structures and design guides for high reliability package structures.
引用
收藏
页码:1602 / 1607
页数:6
相关论文
共 50 条
  • [1] Redistribution Layer Routing for Wafer-Level Integrated Fan-Out Package-on-Packages
    Lin, Ting-Chou
    Chi, Chia-Chih
    Chang, Yao-Wen
    2017 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2017, : 561 - 568
  • [2] Stress Analysis of Typical Structure of Redistribution Layer of Fan-Out Wafer Level Package
    Zhou, Shilu
    Zhong, Cheng
    Shan, Liang
    Li, Jinhui
    He, Chuan
    Huang, Da
    Lu, Jibao
    Zhang, Guoping
    Sun, Rong
    2022 23RD INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2022,
  • [3] Redistribution Layer Routing for Integrated Fan-Out Wafer-Level Chip-Scale Packages
    Lin, Bo-Qiao
    Lin, Ting-Chou
    Chang, Yao-Wen
    2016 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2016,
  • [4] REDISTRIBUTION-LAYERS FOR FAN-OUT WAFER-LEVEL PACKAGING AND HETEROGENEOUS INTEGRATIONS
    Lau, John H.
    2019 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2019,
  • [5] A Mechanics Model for the Moisture Induced Delamination in Fan-Out Wafer-Level Package
    Chiu, Tz-Cheng
    Wu, Ji-Yen
    Liu, Wei-Te
    Liu, Chang-Wei
    Chen, Dao-Long
    Shih, MengKai
    Tarng, David
    2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 1205 - 1211
  • [6] Simulation and Experiments of Fan-out Wafer Level Package during Encapsulation
    deng, Shang-Shiuan
    Hwang, Sheng-Jye
    Lee, Huei-Huang
    Huang, Durn-Yuan
    Chen, Yu-Ren
    Shen, Geng-Shin
    IMPACT: 2009 4TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, 2009, : 38 - +
  • [7] An RDL-First Fan-out Wafer-level Package for Heterogeneous Integration Applications
    Lin, Yu-Min
    Wu, Sheng-Tsai
    Shen, Wen-Wei
    Huang, Shin-Yi
    Kuo, Tzu-Ying
    Lin, Ang-Ying
    Chang, Tao-Chih
    Chang, Hsiang-Hung
    Lee, Shu-Man
    Lee, Chia-Hsin
    Su, Jay
    Liu, Xiao
    Wu, Qi
    Chen, Kuan-Neng
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 349 - 354
  • [8] Shear performance and accelerated reliability of solder interconnects for fan-out wafer-level package
    Zhang, Shuye
    Duan, Ran
    Xu, Sunwu
    Xue, Panfei
    Wang, Chengqian
    Chen, Jieshi
    Paik, Kyung-Wook
    He, Peng
    JOURNAL OF ADVANCED JOINING PROCESSES, 2022, 5
  • [9] Antenna in package design and measurement for millimeter-wave applications in fan-out wafer-level package
    Chen, Ying
    Li, Jun
    Ding, Fei
    Cao, Liqiang
    IEICE ELECTRONICS EXPRESS, 2022, 19 (14):
  • [10] Design for the Package-Board Transition and Its Testability Design in the Fan-Out Wafer-Level Package
    Chen, Ying
    Li, Jun
    Cao, Liqiang
    ELECTRONICS, 2022, 11 (12)