The behavior analysis of flash-memory storage systems

被引：11

作者：

Huang, Po-Chun ^{[1
]}

Chang, Yuan-Hao ^{[1
]}

Kuo, Tei-Wei ^{[1
]}

Hsieh, Jen-Wei ^{[2
]}

Lin, Miller ^{[3
]}

机构：

[1] Natl Taiwan Univ, Grad Inst Networking & Multimedia, Dept Comp Sci & Informat Engn, Taipei 106, Taiwan

[2] Natl Taiwan Univ, Dept Comp Sci & Informat Engn, Taipei 106, Taiwan

[3] Genesys Logic, Taipei, Taiwan

来源：

ISORC 2008: 11TH IEEE SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING - PROCEEDINGS | 2008年

关键词：

D O I：

10.1109/ISORC.2008.33

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Performance and reliability are two major design concerns of flash-memo storage systems, especially for low-cost products. Although various excellent flash-memory management schemes are proposed, there is little work done on how to evaluate the designs or implementations of flash-memory storage systems. Many of the existing evaluation workloads for flash-memory storage systems still rely on those based on hard disks. This work aims at the needs of behavior analysis of flash-memory storage systems and their evaluations. In particular, a set of evaluation metrics and their corresponding access patterns are proposed. The behaviors of flash memory are also analyzed in terms of performance and reliability issues.

引用

页码：529 / +

页数：2

共 18 条

[1]

[Anonymous], 2004, SAC '04: Proceedings of the 2004 ACM symposium on Applied computing

[2]

[Anonymous], 2020, 128 LAYER NAND FLASH

[3]

CAPPELLETTI P, 1999, FLASH MEMORIE

[4]

CHANG LP, 2008, 13 AS S PAC DES AUT

[5]

Chang Y.-H., 2007, 44 ACM IEEE DES AUT

[6]

DAN R, 2003, IMPLEMENTING MLC NAN

[7]

DAN R, 2003, ENABLING MLC NAND FL

[8]

*INT CORP, SOFTW CONC IMPL RES

[9]

JOO Y, 2006, DEMAND PAGING ONENAN

[10] A new NAND-type flash memory package with smart buffer system for spatial and temporal localities [J].

Lee, JH ;

Park, GH ;

Kim, SD .

JOURNAL OF SYSTEMS ARCHITECTURE, 2005, 51 (02) :111-123

← 1 2 →