共 8 条
[3]
STATIC SCHEDULING FOR SYNTHESIS OF DSP ALGORITHMS ON VARIOUS MODELS
[J].
JOURNAL OF VLSI SIGNAL PROCESSING,
1995, 10 (03)
:207-223
[4]
Darte A., 1997, Parallel Processing Letters, V7, P379, DOI 10.1142/S0129626497000383
[5]
LEISERSON CE, 1991, ALGORITHMICA, V6, P5, DOI 10.1007/BF01759032
[6]
THE MAXIMUM SAMPLING RATE OF DIGITAL-FILTERS UNDER HARDWARE SPEED CONSTRAINTS
[J].
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS,
1981, 28 (03)
:196-202
[7]
Resource-constrained loop list scheduler for DSP algorithms
[J].
JOURNAL OF VLSI SIGNAL PROCESSING,
1995, 11 (1-2)
:75-96
[8]
ZAKY A, 1992, P INT C PAR PROC, P130