Offset-Compensation High-Performance Sense Amplifier for Low-Voltage DRAM Based on Current Mirror and Switching Point

被引：13
作者：
Huang, Pei [1 ]
Chang, Kuan-Chang [1 ]
Ge, Junlin [2 ]
Peng, Chunyu [2 ]
Wu, Xiulong [2 ]
Chen, Junning [2 ]
Lin, Zhiting [2 ]
机构：
[1] Peking Univ, Sch Elect & Comp Engn, Shenzhen 518055, Peoples R China
[2] Anhui Univ, Sch Elect & Informat Engn, Hefei 230601, Peoples R China
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2022年 / 69卷 / 04期
基金：
中国国家自然科学基金;
关键词：
Sensors; Switches; Transistors; Jitter; Inverters; Timing; Random access memory; DRAM; low voltage; offset compensation; sense amplifier; voltage mismatch; FLUCTUATIONS; CIRCUIT; SCHEME;
D O I：
10.1109/TCSII.2022.3143504
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The transistor offset from sense amplifiers affects the sensing performance in dynamic random-access memory (DRAM). Although various offset-compensation methods are available, the voltage mismatch remains large, and some methods are susceptible to timing variation. To improve the compensation effect and stability, we propose a current-mirror and switching-point compensation sense amplifier. The amplifier compensates one bit-line voltage to the switching point of an inverter and adjusts the other bit-line by a current mirror during compensation. The configuration is robust against timing variation. Moreover, the voltage of complementary bit line considerably changes due to the high gain of the switching point. Simulation results show that the voltage mismatch can be improved by 90% compared with that of a boosted reference voltage sense amplifier. In addition, the increased bit-line differential voltage can improve the sensing speed. At a low supply voltage of 0.75 V, the sensing yield improves by 11% compared with that of a boosted reference voltage sense amplifier and by 16% compared with that of an offset-cancellation sense amplifier.
引用
收藏
页码：2011 / 2015
页数：5
相关论文
共 21 条
[1]   The impact of intrinsic device fluctuations on CMOS SRAM cell stability [J].
Bhavnagarwala, AJ ;
Tang, XH ;
Meindl, JD .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (04) :658-665
[2]  
Biswas A, 2017, PEARLS AND PITFALLS IN INFLAMMATORY DERMATOPATHOLOGY, P1, DOI 10.1017/9781107445086
[3]   Bitline Precharging and Preamplifying Switching pMOS for High-Speed Low-Power SRAM [J].
Jeong, Hanwool ;
Park, Juhyun ;
Oh, TaeWoo ;
Rim, Woojin ;
Song, Taejoong ;
Kim, Gyuhong ;
Won, Hyo-Sig ;
Jung, Seong-Ook .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2016, 63 (11) :1059-1063
[4]   Trip-Point Bit-Line Precharge Sensing Scheme for Single-Ended SRAM [J].
Jeong, Hanwool ;
Kim, Taewon ;
Song, Taejoong ;
Kim, Gyuhong ;
Jung, Seong-Ook .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (07) :1370-1374
[5]  
Kawahara T., 1992, Proceedings of Eighteenth European Solid-State Circuits Conference (ESSCIRC '92), P135
[6]   Sensing Margin Enhancement Technique Utilizing Boosted Reference Voltage for Low-Voltage and High-Density DRAM [J].
Kim, Suk Min ;
Song, Byungkyu ;
Jung, Seong-Ook .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (10) :2413-2422
[7]   Low-voltage, high-speed circuit designs for gigabit DRAM's [J].
Lee, K ;
Kim, C ;
Ryu, DR ;
Sim, JH ;
Lee, SB ;
Moon, BS ;
Kim, KY ;
Kim, NJ ;
Yoo, SM ;
Yoon, H ;
Yoo, JH ;
Cho, SI .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (05) :642-648
[8]   A Bit-Line Voltage Sensing Circuit With Fused Offset Compensation and Cancellation Scheme [J].
Licciardo, Gian Domenico ;
Di Benedetto, Luigi ;
De Vita, Antonio ;
Rubino, Alfredo ;
Femia, Aldo .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (10) :1633-1637
[9]  
Moon J, 2010, IEEE INT SYMP CIRC S, P3501, DOI 10.1109/ISCAS.2010.5537834
[10]   Offset-Canceling Single-Ended Sensing Scheme With One-Bit-Line Precharge Architecture for Resistive Nonvolatile Memory in 65-nm CMOS [J].
Na, Taehui ;
Song, Byungkyu ;
Choi, Sara ;
Kim, Jung Pill ;
Kang, Seung H. ;
Jung, Seong-Ook .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (11) :2548-2555
123