Performance Analysis of Multilayer Graphene Nano-Ribbon in Current-Mode Signaling Interconnect System

被引:3
作者
Agrawal, Yash [1 ]
Chandel, Rajeevan [1 ]
Kumar, Mekala Girish [1 ]
机构
[1] Natl Inst Technol Hamirpur, Dept Elect & Commun Engn, Hamirpur 177005, Himachal Prades, India
来源
2015 IEEE INTERNATIONAL SYMPOSIUM ON NANOELECTRONIC AND INFORMATION SYSTEMS | 2015年
关键词
bandwidth; crosstalk; current-mode signaling; multilayer graphene nano-ribbon; on-chip interconnect; power dissipation; propagation delay; DELAY;
D O I
10.1109/iNIS.2015.44
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In nanometer regime, graphene nano-ribbon (GNR) has been identified as one of the prominent materials for on-chip interconnects. Current-mode signaling (CMS) has higher performance over conventional voltage-mode signaling (VMS) technique. VMS technique has received wide attention. However, impressive CMS technique has been less explored and needs more investigation. This paper efficiently analyzes multilayer graphene nano-ribbon (MLGNR) interconnect using current-mode signaling technique. Propagation delay, power dissipation and bandwidth are determined for CMS MLGNR interconnect. The performance of CMS MLGNR interconnect is compared with CMS copper interconnect. MLGNR interconnect is analyzed using equivalent single conductor (ESC) model and is driven by CMOS gate. It is analyzed that with increase in interconnect length, propagation delay increases while power dissipation and bandwidth decrease. The effect of variations in number of graphene layers in MLGNR interconnect is also analyzed. It is investigated that as the number of graphene layers increases, the performance of MLGNR interconnect improves. Further, the impact of variations in signal transition period is examined. The signal transition period variations severely affect the performance of the system. It is investigated that CMS MLGNR interconnect outperforms its counterpart CMS copper interconnect and is aptly suited for integrated circuit designs.
引用
收藏
页码:297 / 302
页数:6
相关论文
共 19 条
  • [1] Agrawal Y., 2014, SERIES ADV INTELLIGE, V343, P527
  • [2] Agrawal Yash, 2014, P IEEE STUD C EL EL, P1, DOI [10.1109/SCEECS.2014.6804483, DOI 10.1109/SCEECS.2014.6804483]
  • [3] [Anonymous], 2012, International Technology Roadmap for Semiconductors (ITRS)
  • [4] [Anonymous], 2015, TANNER EDA TOOLS SPI
  • [5] [Anonymous], 2015, PREDICTIVE TECHNOLOG
  • [6] Current-mode signaling in deep submicrometer global interconnects
    Bashirullah, R
    Liu, WT
    Cavin, RK
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2003, 11 (03) : 406 - 417
  • [7] An analysis of interconnect delay minimization by low-voltage repeater insertion
    Chandel, Rajeevan
    Sarkar, S.
    Agarwal, R. P.
    [J]. MICROELECTRONICS JOURNAL, 2007, 38 (4-5) : 649 - 655
  • [8] Signal Transmission Analysis of Multilayer Graphene Nano-Ribbon (MLGNR) Interconnects
    Cui, Jiang-Peng
    Zhao, Wen-Sheng
    Yin, Wen-Yan
    Hu, Jun
    [J]. IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2012, 54 (01) : 126 - 132
  • [9] A Variation Tolerant Current-Mode Signaling Scheme for On-Chip Interconnects
    Dave, Marshnil
    Jain, Mahavir
    Baghini, Maryam Shojaei
    Sharma, Dinesh
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (02) : 342 - 353
  • [10] Effects of inductance on the propagation delay and repeater insertion in VLSI circuits
    Ismail, YI
    Friedman, EG
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (02) : 195 - 206