8-GHz, 6.6-mW LC-VCO with Small Die Area and FOM of 204 dBc/Hz at 1-MHz Offset

被引:11
作者
Zailer, Eugene [1 ]
Belostotski, Leonid [1 ]
Plume, Rene [2 ]
机构
[1] Univ Calgary, Dept Elect & Comp Engn, Calgary, AB, Canada
[2] Univ Calgary, Dept Phys & Astron, Calgary, AB, Canada
基金
加拿大自然科学与工程研究理事会;
关键词
Phase noise; voltage controlled oscillator (VCO); PHASE-NOISE; DESIGN;
D O I
10.1109/LMWC.2016.2615024
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This letter discusses the design of an 8-GHz LC-tank voltage-controlled oscillator (VCO) for use in a receiver chain developed for the Cerro Chajnantor Atacama Telescope Heterodyne Array Instrument. A VCO-optimization approach is proposed that reduces the phase noise (PN) and minimizes the VCO die area. An LC-VCO is realized in a 0.13-mu m CMOS technology to validate the design methodology experimentally. The VCO achieves a worst-case PN, within the whole tuning range of 850 MHz, of -131 dBc/Hz at a 1-MHz offset. At 8 GHz the oscillator PN is measured to be -134.3 dBc/Hz at a 1-MHz offset achieving a figure of merit (FOM) of 204 dBc/Hz.
引用
收藏
页码:939 / 941
页数:3
相关论文
共 10 条
[1]   A study of phase noise in colpitts and LC-tank CMOS oscillators [J].
Andreani, P ;
Wang, XY ;
Vandi, L ;
Fard, A .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (05) :1107-1118
[2]   Analysis and design of a 1.8-GHz CMOS LC quadrature VCO [J].
Andreani, P ;
Bonfanti, A ;
Romanò, L ;
Samori, C .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (12) :1737-1747
[3]  
Andreani P., 2011, IEEE INT SOL STAT CI, P510
[4]   Concepts and methods in optimization of integrated LC VCOs [J].
Ham, D ;
Hajimiri, A .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (06) :896-909
[5]   Frequency dependence on bias current in 5-GHz CMOS VCOs: Impact on tuning range and flicker noise upconversion [J].
Levantino, S ;
Samori, C ;
Bonfanti, A ;
Gierkink, SLJ ;
Lacaita, AL ;
Boccuzzi, V .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (08) :1003-1011
[6]   Class-C Harmonic CMOS VCOs, With a General Result on Phase Noise [J].
Mazzanti, Andrea ;
Andreani, Pietro .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (12) :2716-2729
[7]  
Murphy D., P INT SOL STAT CIRC, P44
[8]   Through the looking glass? the 2015 edition: Trends in solid-state circuits from ISSCC [J].
Narendra, Siva G. ;
Fujino, Laura C. ;
Smith, Kenneth C. .
IEEE Solid-State Circuits Magazine, 2015, 7 (01) :14-24
[9]   Low-power low-phase-noise differentially tuned quadrature VCO design in standard CMOS [J].
Tiebout, M .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (07) :1018-1024
[10]   On the selection of on-chip inductors for the optimal VCO design [J].
Zhan, Y ;
Harjani, R ;
Sapatnekar, SS .
PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2004, :277-280