A mixed-signal matched-filter design and simulation

被引:1
作者
Zahabi, M. R. [1 ]
Meghdadi, V. [1 ]
Cances, J. P. [1 ]
Saemi, A. [1 ]
机构
[1] Univ Limoges, Ecole Natl Super Ingn Limoges, XLIM Dept, UMR CNRS 6172,C2S2, 16 Rue Atlantis,Parc ESTER,BP 6804, F-87068 Limoges, France
来源
PROCEEDINGS OF THE 2007 15TH INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING | 2007年
关键词
D O I
10.1109/ICDSP.2007.4288571
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
A 0.35 mu-CMOS mixed-signal programmable filter suitable for high-rate communication systems is designed and investigated. The proposed filter has analog input and analog-sampled outputs. Filter taps are stored in a digital memory and can be changed on the fly. The filter structure is based on a bank of digitally controlled transconductors along with small capacitors. The employed transconductors are based on simple inverter and thus can be integrated efficiently with the digital parts of a system. A FIR cosine rolloff filter is designed and investigated by simulation in time and frequency domains. The results show that the proposed structure has a good speed-complexity-consumption trade-off.
引用
收藏
页码:272 / +
页数:2
相关论文
共 10 条
[1]  
[Anonymous], IEEE J SOLID STATE C
[2]  
CARDARILLI G, 2002, P INT S CIRC SYST
[3]   Architectural trade-offs in the design of low power FIR filtering cores [J].
Erdogan, AT ;
Zwyssig, E ;
Arslan, T .
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2004, 151 (01) :10-17
[4]   Digitally programmable switched-current FIR filter for low-voltage applications [J].
Farag, FA ;
Montoro, CG ;
Schneider, MC .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (04) :637-641
[5]  
HAGENAUER J, 1988, P INT S INF THEOR CA, P145
[6]  
LIANG G, 1990, P INT S CIRC SYST, P2291
[7]  
LOELIGER HA, 1988, P INT S INF THEOR CA, P146
[8]  
SRINIVASAN V, 2004, C SIGN SYST COMP NOV, V2, P2223
[9]  
STORN R, 2005, IEEE SIGNAL PROCESSI, V22
[10]  
TOUMAZOU C, 1992, P IEEE MIDW S CIRC S