Signal integrity optimization of high-speed VLSI packages and interconnects

被引:1
|
作者
Zhang, QJ [1 ]
Wang, F [1 ]
Nakhla, MS [1 ]
Bandler, JW [1 ]
Biernacki, RM [1 ]
机构
[1] Carleton Univ, Dept Elect, Ottawa, ON K1S 5B6, Canada
关键词
D O I
10.1109/ECTC.1998.678847
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Signal integrity of high-speed VLSI packages and interconnects is becoming one of the critical issues in an overall system design as the operating frequency in electronic systems such as computers and digital communication systems is going higher and higher. In recent years, research into the VLSI package and interconnect optimization problems has been very active, and several important progresses have been made. This paper presents the review of recent development in signal integrity oriented optimization of VLSI packages and interconnects. Advanced optimization techniques are also presented with emphasis on large scale optimization and space mapping, a new concept linking engineering models of different types and levels of complexity.
引用
收藏
页码:1073 / 1076
页数:4
相关论文
共 50 条
  • [41] Signal Integrity Analysis and Simulation of High-speed Circuit
    Zhu Xiaoyan
    Wang Zhao
    PROCEEDINGS 2016 EIGHTH INTERNATIONAL CONFERENCE ON MEASURING TECHNOLOGY AND MECHATRONICS AUTOMATION ICMTMA 2016, 2016, : 593 - 596
  • [42] CLOCK AND SIGNAL INTEGRITY FOR TESTING HIGH-SPEED ADCS
    Okawara, Hideo
    ELECTRONICS WORLD, 2011, 117 (1908): : 14 - 17
  • [43] High-Speed Signal Integrity Design for HDCA Systems
    Kwon, Wonok
    Kim, Young Woo
    2018 INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGY CONVERGENCE (ICTC), 2018, : 1267 - 1269
  • [44] Signal integrity analysis of the traces in electromagnetic-bandgap structure in high-speed printed circuit boards and packages
    Zhang, Mu-Shui
    Li, Yu-Shan
    Jia, Chen
    Li, Li-Ping
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2007, 55 (05) : 1054 - 1062
  • [45] What's New in Signal Integrity and High-Speed Serial Links: Approaching the Fundamental Limits of Copper Interconnects
    Bogatin, Eric
    IEEE MICROWAVE MAGAZINE, 2022, 23 (05) : 84 - 95
  • [46] Pseudo-exhaustive built-in self-testing of signal integrity for high-speed SoC interconnects
    Liu, J.
    Jone, W. B.
    Das, S. R.
    2007 IEEE INSTRUMENTATION & MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-5, 2007, : 1134 - +
  • [47] PCB Channel Optimization Techniques for High-Speed Differential Interconnects
    Chew, Li Wern
    Tan, Cheng Yu
    Chai, Ming Dak
    Lim, Yun Rou
    2022 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP 2022), 2022, : 189 - 190
  • [48] PCB Channel Optimization Techniques for High-Speed Differential Interconnects
    Chew, Li Wern
    Tan, Cheng Yu
    Chai, Ming Dak
    Lim, Yun Rou
    2022 International Conference on Electronics Packaging, ICEP 2022, 2022, : 189 - 190
  • [49] Signal Integrity Analysis of High Speed Interconnects In PCB Embedded with EBG Structures
    Sindhadevi, M.
    Kanagasabai, Malathi
    Arun, Henridass
    Shrivastav, A. K.
    JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY, 2016, 11 (01) : 175 - 183
  • [50] A CAD FRAMEWORK FOR SIMULATION AND OPTIMIZATION OF HIGH-SPEED VLSI INTERCONNECTIONS
    GRIFFITH, R
    CHIPROUT, E
    ZHANG, QJ
    NAKHLA, M
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1992, 39 (11): : 893 - 906