Signal integrity optimization of high-speed VLSI packages and interconnects

被引:1
|
作者
Zhang, QJ [1 ]
Wang, F [1 ]
Nakhla, MS [1 ]
Bandler, JW [1 ]
Biernacki, RM [1 ]
机构
[1] Carleton Univ, Dept Elect, Ottawa, ON K1S 5B6, Canada
关键词
D O I
10.1109/ECTC.1998.678847
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Signal integrity of high-speed VLSI packages and interconnects is becoming one of the critical issues in an overall system design as the operating frequency in electronic systems such as computers and digital communication systems is going higher and higher. In recent years, research into the VLSI package and interconnect optimization problems has been very active, and several important progresses have been made. This paper presents the review of recent development in signal integrity oriented optimization of VLSI packages and interconnects. Advanced optimization techniques are also presented with emphasis on large scale optimization and space mapping, a new concept linking engineering models of different types and levels of complexity.
引用
收藏
页码:1073 / 1076
页数:4
相关论文
共 50 条
  • [31] Signal integrity analysis of high-speed interconnects through a full-wave transmission line model
    Chiariello, AG
    Maffucci, A
    Miano, G
    Villone, F
    Zamboni, W
    SIGNAL PROPAGATION ON INTERCONNECTS, PROCEEDINGS, 2005, : 47 - 50
  • [32] High-speed interconnects
    Powers, G
    AEROSPACE ENGINEERING, 2003, 23 (02) : 19 - 21
  • [33] Assessing techniques to compare signal integrity data for high speed interconnects
    Duffy, A. P.
    Zhang, G.
    Luk, C.
    Bogatin, E.
    Huang, C-C
    2016 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2016, : 455 - 460
  • [34] Efficient spice macromodel for EMI analysis of electronic packages and high-speed interconnects
    Shinh, G
    Nakhla, N
    Achar, R
    Nakhla, M
    Dounavis, A
    Erdin, I
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2004, : 277 - 280
  • [35] High Signal Integrity Interconnects Embedded with Metasurface for Far-End Crosstalk Reduction and High-Speed Data Transfer
    Zhang, Yingcong
    Wang, Guoan
    IEEE Transactions on Signal and Power Integrity, 2024, 3 : 212 - 218
  • [36] Hybrid Modeling and Optimization of VLSI Interconnects for Signal Integrity Using Neuro-Genetic Algorithm
    Kumar, N. Suresh
    Subramanian, G. Venkata
    Raju, S.
    Kumar, V. Abhai
    INCEMIC 2006: 9TH INTERNATIONAL CONFERENCE ON ELECTROMAGNETIC INTERFERENCE AND COMPATIBILITY, PROCEEDINGS, 2006, : 120 - 126
  • [37] Analysis and minimization of crosstalk noise in copper interconnects for high-speed VLSI circuits
    Rajendra Naik Bhukya
    Raju Mudavath
    CSI Transactions on ICT, 2019, 7 (2) : 81 - 86
  • [38] Effective Modeling and simulation of high-speed VLSI interconnects based on neural networks
    Zhou, Wei
    Chen, Xi
    Wang, Gaofeng
    Sun, Shilei
    DYNAMICS OF CONTINUOUS DISCRETE AND IMPULSIVE SYSTEMS-SERIES B-APPLICATIONS & ALGORITHMS, 2006, 13E : 1392 - 1396
  • [39] Enhanced Power and Signal Integrity Through Layout Optimization of High-Speed Memory Systems
    Weng, Pei-Yang
    Cheng, Chi-Hsuan
    Wu, Tzong-Lin
    Chen, Ching-Huei
    Chen, James
    Kuo, Evelyn
    Liao, Chun-Lin
    Mutnury, Bhyrav
    2019 ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS (EDAPS 2019), 2019,
  • [40] Signal Integrity Characterization of High-Speed DDR Interface
    Kato, Takuya
    Yamamoto, Shintaro
    Sudo, Toshio
    Ono, Yasushi
    Takahashi, Eiji
    Yamada, Toru
    2011 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2011,