Parallel Algorithm on Graphics Processing Unit for Harmonic Minimization in Multilevel Inverters

被引：11

作者：

Roberge, Vincent ^{[1
]}

Tarbouchi, Mohammed ^{[1
]}

Labonte, Gilles ^{[2
]}

机构：

[1] Royal Mil Coll Canada, Dept Elect & Comp Engn, Kingston, ON K7K7L6, Canada

[2] Royal Mil Coll Canada, Dept Math & Comp Sci, Kingston, ON K7K7L6, Canada

来源：

IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS | 2015年 / 11卷 / 03期

关键词：

Graphics processing unit (GPU); harmonic minimization; multilevel inverter; parallel algorithm; MINIMIZING THD;

D O I：

10.1109/TII.2015.2426057

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents the implementation details of a parallel algorithm on graphics processing units (GPUs) to compute the optimal switching angles for the harmonic minimization in multilevel inverters with unequal dc voltage sources. Two algorithms, the Newton- Raphson method and the bisection method, and three different parallel implementations are investigated. Both algorithms considered have a low time complexity and offer a superior converging rate allowing for the real- time control of inverters with a very large number of levels. By exploiting the massively parallel architecture of GPUs, the execution time of the program is reduced significantly. The proposed parallel implementation offers a maximum speedup of 534x compared with a sequential execution on CPU, and allows for the calculation of the optimal switching angles for inverters with up to 1000 dc sources in less than 16.4 mu s.

引用

页码：700 / 707

页数：8

共 17 条

[1]

Cheng J., 2014, PROFESSIONAL CUDA C

[2] Colonial Competitive Algorithm Development Toward Harmonic Minimization in Multilevel Inverters [J].

Etesami, M. H. ;

Farokhnia, Naeem ;

Fathi, S. Hamid .

IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 2015, 11 (02) :459-466

[3] Adaptive Selective Harmonic Minimization Based on ANNs for Cascade Multilevel Inverters With Varying DC Sources [J].

Filho, Faete ;

Maia, Helder Zandonadi ;

Mateus, Tiago H. A. ;

Ozpineci, Burak ;

Tolbert, Leon M. ;

Pinto, Joao O. P. .

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2013, 60 (05) :1955-1962

[4] Real-Time Selective Harmonic Minimization for Multilevel Inverters Connected to Solar Panels Using Artificial Neural Network Angle Generation [J].

Filho, Faete ;

Tolbert, Leon M. ;

Cao, Yue ;

Ozpineci, Burak .

IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2011, 47 (05) :2117-2124

[5] A Scalable Work-Efficient and Depth-Optimal Parallel Scan for the GPGPU Environment [J].

Ha, Sang-Won ;

Han, Tack-Don .

IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2013, 24 (12) :2324-2333

[6] Application of the Bee Algorithm for Selective Harmonic Elimination Strategy in Multilevel Inverters [J].

Kavousi, Ayoub ;

Vahidi, Behrooz ;

Salehi, Reza ;

Bakhshizadeh, Mohammad Kazem ;

Farokhnia, Naeem ;

Fathi, S. Hamid .

IEEE TRANSACTIONS ON POWER ELECTRONICS, 2012, 27 (04) :1689-1696

[7]

Klopotek RA, 2012, FED CONF COMPUT SCI, P539

[8] Real-Time Algorithm for Minimizing THD in Multilevel Inverters With Unequal or Varying Voltage Steps Under Staircase Modulation [J].

Liu, Yu ;

Hong, Hoon ;

Huang, Alex Q. .

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2009, 56 (06) :2249-2258

[9] Real-Time Calculation of Switching Angles Minimizing THD for Multilevel Inverters With Step Modulation [J].

Liu, Yu ;

Hong, Hoon ;

Huang, Alex Q. .

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2009, 56 (02) :285-293

[10]

Martin P. J., 2012, 2012 International Conference on High Performance Computing & Simulation (HPCS 2012), P511, DOI 10.1109/HPCSim.2012.6266966

← 1 2 →