Design and electrical simulation of on-chip neural learning based on nanocomponents

被引：7
|
作者：
He, M. [1 ,2 ]
Klein, J. -O. [1 ,2 ]
Belhaire, E. [1 ,2 ]
机构：
[1] Univ Paris 11, IEF, UMR 8622, Bat 425, F-91405 Orsay, France
[2] CNRS, F-91405 Orsay, France
来源：
ELECTRONICS LETTERS | 2008年 / 44卷 / 09期
关键词：
Microprocessor chips;
D O I：
10.1049/el:20080442
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A neural inspired lookup table for reconfigurable circuits is described and simulated. The design is based on conductive bridge RAM to implement the synapses and carbon nanotube field effect transistors (CNTFET) for the other parts. Electrical simulations demonstrate compatibility between the nanocomponents and show the successful training of a linearly separable logical function NOR3.
引用
收藏
页码：575 / +
页数：2
相关论文
共 50 条
  • [1] The CMOS design of robust neural chip with the on-chip learning capability
    Wu, CY
    Liu, RY
    Jou, IC
    ShyhJYE, FJ
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 3, 1996, : 426 - 429
  • [2] Design of a color reproduction neural network chip with on-chip learning capability
    Ker, JS
    Kuo, YH
    Liu, BD
    INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, PROCEEDINGS - VOL II, 1996, : 1023 - 1026
  • [3] An on-chip learning neural network
    Bo, GM
    Caviglia, DD
    Valle, M
    IJCNN 2000: PROCEEDINGS OF THE IEEE-INNS-ENNS INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOL IV, 2000, : 66 - 71
  • [4] An expandable on-chip BP learning neural network chip
    Lu, C
    Shi, BX
    Chen, L
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2003, 90 (05) : 331 - 340
  • [5] Frequency-based multilayer neural network with on-chip learning
    Hikawa, H
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 3, 1996, : 469 - 472
  • [6] Inverse Design of On-Chip Interconnect via Transfer Learning-Based Deep Neural Networks
    Zhang, Jingwei
    Wang, Yin-Da
    Wu, Yunqiu
    Kang, Kai
    Yin, Wen-Yan
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2023, 13 (06): : 878 - 887
  • [7] Design and simulation of CCD on-chip amplifier
    Zhang, Kun
    Bandaoti Guangdian/Semiconductor Optoelectronics, 2005, 26 (SUPPL.): : 4 - 8
  • [8] Pulse-width-modulation feedforward neural network design with on-chip learning
    Bor, JC
    Wu, CY
    APCCAS '96 - IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS '96, 1996, : 369 - 372
  • [9] CMOS current-mode neural associative memory design with on-chip learning
    Wu, CY
    Lan, JF
    IEEE TRANSACTIONS ON NEURAL NETWORKS, 1996, 7 (01): : 167 - 181
  • [10] Circuit design of on-chip BP learning neural network with programmable neuron characteristics
    Lu, C.
    Shi, B.X.
    Chen, L.
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2000, 21 (12): : 1164 - 1169
12345