Reinhardt: Real-time Reconfigurable Hardware Architecture for Regular Expression Matching in DPI

被引:4
|
作者
Park, Taejune [1 ]
Nam, Jaehyun [2 ]
Na, Seung Ho [3 ]
Chung, Jaewoong [4 ]
Shin, Seungwon [3 ]
机构
[1] Chonnam Natl Univ, Gwangju, South Korea
[2] AccuKnox, Cupertino, CA USA
[3] Korea Adv Inst Sci & Technol, Daejeon, South Korea
[4] Atto Res, Seoul, South Korea
来源
37TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE, ACSAC 2021 | 2021年
基金
新加坡国家研究基金会;
关键词
Deep Packet Inspection; Pattern matching; Regex; Hardware; HIGH-PERFORMANCE; ENGINE; SPACE;
D O I
10.1145/3485832.3485878
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Regular expression (regex) matching is an integral part of deep packet inspection (DPI) but a major bottleneck due to its low performance. For regex matching (REM) acceleration, FPGA-based studies have emerged and exploited parallelism by matching multiple regex patterns concurrently. However, even though guaranteeing high-performance, existing FPGA-based regex solutions do not still support dynamic updates in run time. Hence, it was inappropriate as a DPI function due to frequently altered malicious signatures. In this work, we introduce Reinhardt, a real-time reconfigurable hardware architecture for REM. Reinhardt represents regex patterns as a combination of reconfigurable cells in hardware and updates regex patterns in real-time while providing high performance. We implement the prototype using NetFPGA-SUME, and our evaluation demonstrates that Reinhardt updates hundreds of patterns within a second and achieves up to 10 Gbps throughput (max. hardware bandwidth). Our case studies show that Reinhardt can operate as NIDS/NIPS and as the REM accelerator for them.
引用
收藏
页码:620 / 633
页数:14
相关论文
共 50 条
  • [31] Concurrent heterogeneous neural model simulation on real-time neuromimetic hardware
    Rast, Alexander
    Galluppi, Francesco
    Davies, Sergio
    Plana, Luis
    Patterson, Cameron
    Sharp, Thomas
    Lester, David
    Furber, Steve
    NEURAL NETWORKS, 2011, 24 (09) : 961 - 978
  • [32] Hardware implementation of real-time Petri-net-based controllers
    Chang, N
    Kwon, WH
    Park, J
    CONTROL ENGINEERING PRACTICE, 1998, 6 (07) : 889 - 895
  • [33] A Real-Time Hardware Experiment Platform for Closed-Loop Electrophysiology
    Liu, Weitong
    Chang, Siyuan
    Wang, Jiang
    Liu, Chen
    IEEE TRANSACTIONS ON NEURAL SYSTEMS AND REHABILITATION ENGINEERING, 2022, 30 : 380 - 389
  • [34] A High-Performance Round-Robin Regular Expression Matching Architecture Based on FPGA
    Yang, Jiajia
    Jiang, Lei
    Bai, Xu
    Peng, Huailiang
    Dai, Qiong
    2018 IEEE SYMPOSIUM ON COMPUTERS AND COMMUNICATIONS (ISCC), 2018, : 38 - 44
  • [35] Online stochastic weighted matching algorithm for real-time shared parking
    Tang, Zhenpeng
    Jiang, Yanping
    Yang, Feifei
    INTERNATIONAL TRANSACTIONS IN OPERATIONAL RESEARCH, 2023, 30 (06) : 3578 - 3596
  • [36] Real-time network traffic classfication based on CDH pattern matching
    Li, Xunzhang
    Wang, Yong
    Ke, Wenlong
    Feng, Hao
    2018 14TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND SECURITY (CIS), 2018, : 130 - 134
  • [37] Real-Time Capable Hardware-based Parser for Efficient XML Interchange
    Altmann, Vlado
    Skodzik, Jan
    Danielis, Peter
    Nam Pham Van
    Golatowski, Frank
    Timmermann, Dirk
    2014 9TH INTERNATIONAL SYMPOSIUM ON COMMUNICATION SYSTEMS, NETWORKS & DIGITAL SIGNAL PROCESSING (CSNDSP), 2014, : 395 - 400
  • [38] Real-Time Estimation and Defense of PV Inverter Sensor Attacks With Hardware Implementation
    Pan, Kaikai
    Wang, Zhiyun
    Dong, Jingwei
    Palensky, Peter
    Xu, Wenyuan
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2025, 72 (03) : 3228 - 3232
  • [39] Real-Time Tone Mapping: A Survey and Cross-Implementation Hardware Benchmark
    Ou, Yafei
    Ambalathankandy, Prasoon
    Takamaeda, Shinya
    Motomura, Masato
    Asai, Tetsuya
    Ikebe, Masayuki
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2022, 32 (05) : 2666 - 2686
  • [40] Robust real-time pattern matching using Bayesian sequential hypothesis testing
    Pele, Ofir
    Werman, Michael
    IEEE TRANSACTIONS ON PATTERN ANALYSIS AND MACHINE INTELLIGENCE, 2008, 30 (08) : 1427 - 1443