Reinhardt: Real-time Reconfigurable Hardware Architecture for Regular Expression Matching in DPI

被引:4
|
作者
Park, Taejune [1 ]
Nam, Jaehyun [2 ]
Na, Seung Ho [3 ]
Chung, Jaewoong [4 ]
Shin, Seungwon [3 ]
机构
[1] Chonnam Natl Univ, Gwangju, South Korea
[2] AccuKnox, Cupertino, CA USA
[3] Korea Adv Inst Sci & Technol, Daejeon, South Korea
[4] Atto Res, Seoul, South Korea
来源
37TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE, ACSAC 2021 | 2021年
基金
新加坡国家研究基金会;
关键词
Deep Packet Inspection; Pattern matching; Regex; Hardware; HIGH-PERFORMANCE; ENGINE; SPACE;
D O I
10.1145/3485832.3485878
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Regular expression (regex) matching is an integral part of deep packet inspection (DPI) but a major bottleneck due to its low performance. For regex matching (REM) acceleration, FPGA-based studies have emerged and exploited parallelism by matching multiple regex patterns concurrently. However, even though guaranteeing high-performance, existing FPGA-based regex solutions do not still support dynamic updates in run time. Hence, it was inappropriate as a DPI function due to frequently altered malicious signatures. In this work, we introduce Reinhardt, a real-time reconfigurable hardware architecture for REM. Reinhardt represents regex patterns as a combination of reconfigurable cells in hardware and updates regex patterns in real-time while providing high performance. We implement the prototype using NetFPGA-SUME, and our evaluation demonstrates that Reinhardt updates hundreds of patterns within a second and achieves up to 10 Gbps throughput (max. hardware bandwidth). Our case studies show that Reinhardt can operate as NIDS/NIPS and as the REM accelerator for them.
引用
收藏
页码:620 / 633
页数:14
相关论文
共 50 条
  • [1] Reconfigurable regular expression matching architecture for real-time pattern update and payload inspection
    Nam, Jaehyun
    Na, Seung Ho
    Shin, Seungwon
    Park, Taejune
    JOURNAL OF NETWORK AND COMPUTER APPLICATIONS, 2022, 208
  • [2] Regular Expression Matching in Reconfigurable Hardware
    Ioannis Sourdis
    João Bispo
    João M. P. Cardoso
    Stamatis Vassiliadis
    Journal of Signal Processing Systems, 2008, 51 : 99 - 121
  • [3] Regular expression matching in reconfigurable hardware
    Sourdis, Ioannis
    Vassiliadis, Stamatis
    Bispo, Joao
    Cardoso, Joao M. P.
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2008, 51 (01): : 99 - 121
  • [4] Dynamically Reconfigurable Regular Expression Matching Architecture
    Divyasree, J.
    Rajashekar, H.
    Kuruvilla, Varghese
    2008 INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2008, : 120 - 125
  • [5] Multiple regular expression matching hardware architecture
    Zhang, Wei
    Xue, Yibo
    Song, Tian
    Qinghua Daxue Xuebao/Journal of Tsinghua University, 2009, 49 (10): : 1704 - 1707
  • [6] A Real-time Updatable FPGA-based Architecture for Fast Regular Expression Matching
    Tang, Qiu
    Jiang, Lei
    Liu, Xin-xing
    Dai, Qiong
    2ND INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY AND QUANTITATIVE MANAGEMENT, ITQM 2014, 2014, 31 : 852 - 859
  • [7] Hybrid hardware-software architecture for reconfigurable real-time systems
    Pellizzoni, Rodolfo
    Caccamo, Marco
    PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, 2008, : 273 - 284
  • [8] Efficient Hardware Architecture for Real-time Semi-Global Matching
    Sim, Seongbo
    Min, Kyoungwon
    Lee, Seonyoung
    Son, Haengson
    Kim, Jongtae
    2014 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2014, : 262 - 263
  • [9] Hardware Architecture for High-Performance Regular Expression Matching
    Lee, Tsern-Huei
    IEEE TRANSACTIONS ON COMPUTERS, 2009, 58 (07) : 984 - 993
  • [10] Hardware implementations of real-time reconfigurable WSAT variants
    Yap, RHC
    Wang, SZQ
    Henz, MJ
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2003, 2778 : 488 - 496