A Multilevel Inverter Topology Using Diode Half-Bridge Circuit with Reduced Power Component

被引:8
|
作者
Sathik, Jagabar [1 ,2 ]
Aleem, Shady H. E. Abdel [3 ]
Alishah, Rasoul Shalchi [4 ]
Almakhles, Dhafer [1 ]
Bertilsson, Kent [4 ]
Bhaskar, Mahajan Sagar [1 ]
Savier, George Fernandez [2 ]
Dhandapani, Karthikeyan [2 ]
机构
[1] Prince Sultan Univ, Renewable Energy Lab, Riyadh 11586, Saudi Arabia
[2] SRM Inst Sci & Technol, Dept Elect & Elect Engn, Kattankulathur Campus, Kattankulathur 603203, India
[3] Sci Valley Acad, Valley Higher Inst Engn & Technol, Dept Elect Engn, Qalyubia 44971, Egypt
[4] Mid Sweden Univ, Dept Elect, Holmgatan 10, S-85170 Sundsvall, Sweden
关键词
multilevel inverter; diode half-bridge circuit; power devices; asymmetric inverter; symmetric inverter; VOLTAGE; CONVERTER; COMPENSATION; DESIGN; NUMBER;
D O I
10.3390/en14217249
中图分类号
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号
0807 ; 0820 ;
摘要
This paper presents a new multilevel converter with a reduced number of power components for medium voltage applications. Both symmetric and asymmetric structures of the presented multilevel converter are proposed. The symmetric topology requires equal dc source values, whereas the asymmetric topology uses minimum switch count. However, both structures suffer from high blocking voltage across the switches. To reduce the blocking voltage on switches, an optimal topology is presented and analyzed for the selection of the minimum number of switches and dc sources, while maintaining a low blocking voltage across the switches. A comparative analysis with recently published topologies was performed. The simulation results, as well as the comparative analysis, validated the robustness and effectiveness of the proposed topology in terms of the reduced power loss, lowered number of components, and cost. Furthermore, in addition to the simulation results, the performance of the proposed topology was verified using experimental results of 9, 17, and 25 levels.
引用
收藏
页数:21
相关论文
共 50 条
  • [21] A Multilevel Inverter Topology With Reduced Number of Switches
    Kashif, Muhammad Fayyaz
    Rashid, Amir Khurrum
    2016 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS ENGINEERING (ICISE), 2016, : 268 - 271
  • [22] Hybrid control scheme for a half-bridge inverter
    Albea, C.
    Lopez Santos, O.
    Zambrano Prada, D. A.
    Gordillo, F.
    Garcia, G.
    IFAC PAPERSONLINE, 2017, 50 (01): : 9336 - 9341
  • [23] DESIGN AND IMPLEMENTATION OF MULTILEVEL INVERTER TOPOLOGY WITH REDUCED SWITCHING COMPONENTS
    Velayutham, Jayakumar
    Ramasamy, Karthikeyan
    COMPTES RENDUS DE L ACADEMIE BULGARE DES SCIENCES, 2024, 77 (01): : 91 - 100
  • [24] A New Asymmetrical Multilevel Inverter Topology with Reduced Device Counts
    Bin Arif, M. Saad
    Ayob, Shahrine Md.
    Salam, Zainal
    PROCEEDINGS OF THE FIRST IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, INTELLIGENT CONTROL AND ENERGY SYSTEMS (ICPEICES 2016), 2016,
  • [25] A New Multilevel Inverter with Reduced Component Count and Reduced Voltage Stress
    Kamani, Piyush L.
    Mulla, Mahmadasraf A.
    2016 IEEE STUDENTS' CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER SCIENCE (SCEECS), 2016,
  • [26] A new asymmetric dual source multilevel inverter topology with reduced power switches
    Prem, P.
    Sathik, Jagabar
    Sivaraman, P.
    Mathewsaran, A.
    Aleem, Shady H. E. Abdel
    JOURNAL OF THE CHINESE INSTITUTE OF ENGINEERS, 2019, 42 (05) : 460 - 472
  • [27] A New Multilevel Inverter Topology with Reduced Number of Power Switches
    Beigi, L. M. A.
    Azli, N. A.
    Khosravi, F.
    Najafi, E.
    Kaykhosravi, A.
    2012 IEEE INTERNATIONAL CONFERENCE ON POWER AND ENERGY (PECON), 2012, : 55 - 59
  • [28] A new generalized switched diode multilevel inverter topology with reduced switch count and voltage on switches
    Jagabar Sathik, M.
    Prabaharan, N.
    Ibrahim, S. A. A.
    Vijaykumar, K.
    Blaabjerg, Frede
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2020, 48 (04) : 619 - 637
  • [29] A Multilevel Inverter Topology with Reduced Switches
    Ahmad, Mafaz
    Ul Mehmood, Mussawir
    Nawaz, Habiba
    Umair, Muhammad
    Hussian, Qasim
    Raza, Muhammad Ahmed
    2018 IEEE 21ST INTERNATIONAL MULTI-TOPIC CONFERENCE (INMIC), 2018,
  • [30] A New Multilevel Inverter Topology with Reduced Device Count and Blocking Voltage
    Kamani, Piyush L.
    Mulla, Mahmadasraf A.
    2016 IEEE 16TH INTERNATIONAL CONFERENCE ON ENVIRONMENT AND ELECTRICAL ENGINEERING (EEEIC), 2016,