A new asynchronous pipeline scheme: Application to the design of a self-timed ring divider

被引:15
|
作者
Renaudin, M [1 ]
ElHassan, B [1 ]
Guyot, A [1 ]
机构
[1] INST NATL POLYTECH GRENOBLE,TIMA,INTEGRATED SYST DESIGN GRP,F-38031 GRENOBLE,FRANCE
关键词
D O I
10.1109/4.508214
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper describes an efficient means of synchronizing and pipelining asynchronous circuits implemented using differential cascode voltage switch logic (DCVSL) [1] precharged function blocks, A modified version of this logic, called LDCVSL (latch differential cascode voltage switch logic),which is similar to the LCDL (latched CMOS differential logic [2]), or DCVSL with NORA-Latch [3], is used to improve the storage capability of the precharged function blocks, Improving the storage capability of the building blocks allows the design of an efficient pipeline scheme which is described in detail, Following a description of its potential performance, the pipeline scheme is applied to the design of self-timed rings, It is shown that more compact ring structures can be obtained without loss of performance. Our design methodology is then presented. It is based on the use of a private asynchronous standard cell library, fully compatible with an existing CMOS standard cell library provided by the foundry, Our approach allows the rapid design of standard cell based asynchronous circuits, Finally, both the pipeline scheme and design,approach are illustrated through the design of a 32-b self-timed ring divider, The division algorithm is first briefly presented. The chip architecture is then described with the results obtained after fabrication, The test chip has been fabricated using the CNET/SGS-Thomson 0.5 mu m three metal layer technology, The 0.7 mm(2) chip computes 32-b divisions in 101 ns with a power consumption of 30 mW at a throughput of 10 million operations per second.
引用
收藏
页码:1001 / 1013
页数:13
相关论文
共 50 条
  • [1] New asynchronous pipeline scheme: application to the design of a self-timed ring divider
    Telecom Bretagne, Meylan, France
    IEEE J Solid State Circuits, 7 (1001-1013):
  • [2] A self-timed divider using a new fast and robust pipeline scheme
    Yang, JL
    Choy, CS
    Chan, CF
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (06) : 917 - 923
  • [3] An zero-overhead self-timed divider using new pipeline scheme
    Yang, JL
    Choy, CS
    Chan, CF
    13TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2000, : 364 - 368
  • [4] Design of a NULL convention self-timed divider
    Smith, SC
    ESA'04 & VLSI'04, PROCEEDINGS, 2004, : 447 - 453
  • [5] Verifying a self-timed divider
    Ono-Tesfaye, T
    Kern, C
    Greenstreet, MR
    ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS - FOURTH INTERNATIONAL SYMPOSIUM, 1998, : 146 - 158
  • [6] Self-timed ring for globally-asynchronous locally-synchronous systems
    Villiger, T
    Käslin, H
    Gürkaynak, FK
    Oetiker, S
    Fichtner, W
    NINTH INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2003, : 141 - 150
  • [7] A Study on Self-Timed Asynchronous Subthreshold Logic
    Lotze, Niklas
    Ortmanns, Maurits
    Manoli, Yiannos
    2007 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, VOLS, 1 AND 2, 2007, : 533 - 540
  • [8] Designing Self-timed Asynchronous Circuits with Chisel
    Zhang, Jilin
    Qian, Chunqi
    Huo, Dexuan
    Zhang, Jian
    Chen, Hong
    2023 28TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, ASYNC, 2023, : 27 - 33
  • [9] Design of a self-timed asynchronous parallel fir filter using CSCD
    Lampinen, H
    Perälä, P
    Vainio, O
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 165 - 168
  • [10] A negative-overhead, self-timed pipeline
    Winters, BD
    Greenstreet, MR
    ASYNC: EIGHTH INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2002, : 37 - 46