Using software logging to support multi-version buffering in thread-level speculation

被引:0
|
作者
Garzarán, MJ [1 ]
Prvulovic, M [1 ]
Viñals, V [1 ]
Llabería, JM [1 ]
Rauchwerger, L [1 ]
Torrellas, J [1 ]
机构
[1] Univ Illinois, Urbana, IL 61801 USA
来源
12TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS | 2003年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In Thread-Level Speculation (TLS), speculative tasks generate memory state that cannot simply be combined with the rest of the system because it is unsafe. One way to deal with this difficulty is to allow speculative state to merge with memory but back up in an undo log the data that will be overwritten. Such undo log can be used to roll back to a safe state if a violation occurs. This approach is said to use Future Main Memory (FMM), as memory keeps the most speculative state. While the aggressive approach of FMM systems often delivers better performance than more conservative approaches, it also requires additional hardware support. To simplify the design of FMM systems, this paper proposes a software-only design for the undo log system. We show that an FMM system with software logging is a good design point: the design has less implementation complexity than an FMM system with hardware logs, and it only reduces performance moderately. In particular, in a simulated 16-processor machine, applications take only 10% longer to execute than if the system had the logging system fully implemented in hardware.
引用
收藏
页码:170 / 181
页数:12
相关论文
共 50 条
  • [11] Loop recreation for thread-level speculation
    Gao, Lin
    Li, Lian
    Xue, Jingling
    Ngai, Tin-Fook
    2007 INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS, VOLS 1 AND 2, 2007, : 337 - +
  • [12] A Survey on Thread-Level Speculation Techniques
    Estebanez, Alvaro
    Llanos, Diego R.
    Gonzalez-Escribano, Arturo
    ACM COMPUTING SURVEYS, 2016, 49 (02)
  • [13] Using thread-level speculation to simplify manual parallelization
    Prabhu, MK
    Olukotun, K
    ACM SIGPLAN NOTICES, 2003, 38 (10) : 1 - 12
  • [14] Loop recreation for thread-level speculation
    University of New South Wales, Australia
    不详
    Proc Int Conf Parallel Distrib Syst ICPADS,
  • [15] The STAMPede approach to thread-level speculation
    Steffan, JG
    Colohan, C
    Zhai, A
    Mowry, TC
    ACM TRANSACTIONS ON COMPUTER SYSTEMS, 2005, 23 (03): : 253 - 300
  • [16] Distributed models of thread-level speculation
    Oancea, CE
    Selby, JWA
    Giesbrecht, MW
    Watt, SM
    PDPTA '05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS 1-3, 2005, : 920 - 927
  • [17] Thread-Level Speculation: Review and Perspectives
    Li, Yuxiang
    Zhang, Zhiyong
    Zhang, Lili
    Niu, Danmei
    2018 5TH INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE AND CONTROL ENGINEERING (ICISCE 2018), 2018, : 1291 - 1295
  • [18] Loop selection for thread-level speculation
    Wang, Shengyue
    Dai, Xiaoru
    Yellajyosula, Kiran S.
    Zhai, Antonia
    Yew, Pen-Chung
    LANGUAGES AND COMPILERS FOR PARALLEL COMPUTING, 2006, 4339 : 289 - +
  • [19] A library for parallel thread-level speculation
    Aguilar, Jose
    Campero, Kahlil
    PROCEEDINGS OF THE 2013 XXXIX LATIN AMERICAN COMPUTING CONFERENCE (CLEI), 2013,
  • [20] Towards a compiler framework for thread-level speculation
    Aldea, Sergio
    Llanos, Diego R.
    Gonzalez-Escribano, Arturo
    PROCEEDINGS OF THE 19TH INTERNATIONAL EUROMICRO CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING, 2011, : 267 - 271