Hurwitz stable model reduction for non-tree structured RLCK circuits

被引:3
作者
Tan, SXD [1 ]
Yang, JJ [1 ]
机构
[1] Univ Calif Riverside, Dept Elect Engn, Riverside, CA 92521 USA
来源
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS | 2003年
关键词
D O I
10.1109/SOC.2003.1241501
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents air efficient way to compute the approximate time domain signal waveforms for RLCK circuits that have non-tree or tree-like structures. The new method is based oil a graph based approach to drive transfer function of any linear circuits. Our contribution is the introduction of Hurwitz approximation to the truncated transfer functions to enforce the stability of reduced systems. We also extend the direct truncation of the transfer (DTT) technique. which can only work for tree-structured circuits, to deal with non-tree or tree-like RLC circuits. By combining DTT technique with graph-based method, we show that the new method is capable of analyzing non-tree or treelike structured RLCK circuits which are more accurate models of deep submicron high-speed coupled interconnects. The proposed method has been tested and validated on some coupled RLCK circuits.
引用
收藏
页码:239 / 242
页数:4
相关论文
共 16 条
[1]  
[Anonymous], 1991, MAPLE 5 LANGUAGE REF
[2]  
Bakoglu H., 1990, CIRCUITS INTERCONNEC
[3]  
Chen C.-T., 1999, Linear system theory and design, V3rd
[4]  
Cheng C., 2000, INTERCONNECT ANAL SY
[5]   Performance optimization of VLSI interconnect layout [J].
Cong, J ;
He, L ;
Koh, CK ;
Madden, PH .
INTEGRATION-THE VLSI JOURNAL, 1996, 21 (1-2) :1-94
[6]  
FELDMAN P, 1995, P 32 ACM IEEE DES AU, P376
[7]   EFFICIENT LINEAR CIRCUIT ANALYSIS BY PADE-APPROXIMATION VIA THE LANCZOS PROCESS [J].
FELDMANN, P ;
FREUND, RW .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (05) :639-649
[8]  
Freund RW, 1996, IEEE IC CAD, P280, DOI 10.1109/ICCAD.1996.569707
[9]   DTT: Direct truncation of the transfer function - An alternative to moment matching for tree structured interconnect [J].
Ismail, YI ;
Friedman, EG .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (02) :131-144
[10]   PRIMA: Passive reduced-order interconnect macromodeling algorithm [J].
Odabasioglu, A ;
Celik, M ;
Pileggi, LT .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (08) :645-654