Coupling-Aware Length-Ratio-Matching Routing for Capacitor Arrays in Analog Integrated Circuits

被引:11
作者
Ho, Kuan-Hsien [1 ]
Ou, Hung-Chih [1 ]
Chang, Yao-Wen [1 ,2 ,3 ]
Tsao, Hui-Fang [4 ]
机构
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 106, Taiwan
[2] Natl Taiwan Univ, Dept Elect Engn, Taipei 106, Taiwan
[3] Acad Sinica, Res Ctr Informat Technol Innovat, Taipei 115, Taiwan
[4] ATopTech Inc, Taipei 106, Taiwan
关键词
Analog ICs; capacitor arrays; physical design; routing; PLACEMENT;
D O I
10.1109/TCAD.2014.2379656
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Capacitance-ratio mismatch in a switched-capacitor circuit could significantly degrade circuit performance. In the nanometer era, the parasitic effects and lengths of interconnects both have significant impacts on the capacitance ratio. This paper presents the first routing work for the problem of coupling-aware length-ratio-matching routing for capacitor arrays in analog integrated circuits. The router adopts a two-stage approach of topology generation followed by detailed routing to route unit capacitors such that the coupling-aware wire length ratio can match the desired capacitance ratio. Given a length ratio, in particular, the length-ratio-matching routing problem can be handled by transforming the problem into an easier classical wirelength minimization one. Experimental results show that our algorithm can solve the addressed problem with substantially smaller costs.
引用
收藏
页码:161 / 172
页数:12
相关论文
共 23 条
  • [1] [Anonymous], IEEE J SOLID STATE C
  • [2] [Anonymous], P INT C COMP AID DES
  • [3] [Anonymous], MODERN VLSI DESIGN S
  • [4] [Anonymous], P IEEE INT C COMP AI
  • [5] [Anonymous], P IEEE DES AUT C DAC
  • [6] Design solutions for the interconnection parasitic effects in deep sub-micron technologies
    Baldi, L
    Franzini, B
    Pandini, D
    Zafalon, R
    [J]. MICROELECTRONIC ENGINEERING, 2001, 55 (1-4) : 11 - 18
  • [7] Placement Optimization for Yield Improvement of Switched-Capacitor Analog Integrated Circuits
    Chen, Jwu-E
    Luo, Pei-Wen
    Wey, Chin-Long
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (02) : 313 - 318
  • [8] KOAN ANAGRAM-II - NEW TOOLS FOR DEVICE-LEVEL ANALOG PLACEMENT AND ROUTING
    COHN, JM
    GARROD, DJ
    RUTENBAR, RA
    CARLEY, LR
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (03) : 330 - 342
  • [9] Johns D. A., 2008, Analog integrated circuit design
  • [10] Lin CW, 2011, DES AUT CON, P528