Collaboration of Reconfigurable Processors in Grid Computing for Multimedia Kernels

被引:0
|
作者
Ahmadi, Mahmood [1 ]
Shahbahrami, Asadollah [2 ]
Wong, Stephan [1 ]
机构
[1] Delft Univ Technol, Comp Engn Lab, NL-2600 AA Delft, Netherlands
[2] Univ Guilan, Fac Engn, Dept Comp Engn, Rasht, Iran
来源
ADVANCES IN GRID AND PERVASIVE COMPUTING, PROCEEDINGS | 2010年 / 6104卷
关键词
Reconfigurable processors; grid computing; multimedia kernels; high-performance computing;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Multimedia applications are multi-standard, multi-format, and compute-intensive. These features in addition to a large set of input and output data lead to that some architectures such as application-specific integrated circuits and general-purpose processors are less suitable to process multimedia applications. Therefore, reconfigurable processors are considered as an alternative approach to develop systems to process multimedia applications efficiently. In this paper, we propose and simulate collaboration of reconfigurable processors in grid computing. Collaborative Reconfigurable Grid Computing (CRGC) employs the availability of any reconfigurable processor to accelerate compute-intensive applications such as multimedia kernels. We explore the mapping of some compute-intensive multimedia kernels such as the 2D DWT and the co-occurrence matrix in CRGC. These multimedia kernels are simulated as a set of gridlets submitted to a software simulator called CR-GridSim. In addition, the behavior of multimedia kernels in the CRGC environment is presented. The experimental results show that the CRGC approach improves performance of up to 7.2x and 2.5x compared to a GPP and the collaboration of GPPs, respectively, when assuming the speedup of reconfigurable processors 10.
引用
收藏
页码:5 / +
页数:3
相关论文
共 50 条
  • [31] Compilation techniques for multimedia processors
    Krall, A
    Lelait, S
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2000, 28 (04) : 347 - 361
  • [32] Polynomial evaluation on multimedia processors
    Villalba, J
    Bandera, G
    Gonzalez, MA
    Hormigo, J
    Zapata, EL
    IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, PROCEEDINGS, 2002, : 265 - 274
  • [33] Multimedia and parrallel signal processors
    Harrand, Michel
    Chen, Liang-Gee
    Digest of Technical Papers - IEEE International Solid-State Circuits Conference, 2007,
  • [34] Compilation Techniques for Multimedia Processors
    Andreas Krall
    Sylvain Lelait
    International Journal of Parallel Programming, 2000, 28 : 347 - 361
  • [35] The Open Grid Computing environments collaboration: portlets and services for science gateways
    Alameda, Jay
    Christie, Marcus
    Fox, Geoffrey
    Futrelle, Joe
    Gannon, Dennis
    Hategan, Mihael
    Kandaswamy, Gopi
    von Laszewski, Gregor
    Nacar, Mehmet A.
    Pierce, Marlon
    Roberts, Eric
    Severance, Charles
    Thomas, Mary
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2007, 19 (06): : 921 - 942
  • [36] A two-way SIMD-based reconfigurable computing architecture for multimedia applications
    Lai, YK
    Chen, LF
    Chen, JC
    Chiu, CW
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4578 - 4581
  • [37] Computing Without Processors
    Singh, Satnam
    COMMUNICATIONS OF THE ACM, 2011, 54 (08) : 46 - 54
  • [38] Towards a component-based middleware framework for configurable and reconfigurable grid computing
    Coulson, G
    Grace, P
    Blair, G
    Mathy, L
    Duce, D
    Cooper, C
    Yeung, WK
    Cai, W
    THIRTEENTH IEEE INTERNATIONAL WORKSHOPS ON ENABLING TECHNOLOGIES: INFRASTRUCTURE FOR COLLABORATIVE ENTERPRISES, PROCEEDINGS, 2004, : 291 - 296
  • [39] Computing without processors
    Goldstein, SC
    ERSA '04: THE 2004 INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2004, : 29 - 29
  • [40] Computing Without Processors
    Singh, Satnam
    CASES'12: PROCEEDINGS OF THE 2012 ACM INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS, 2012, : 3 - 3