Accelerating Chip Design with Machine Learning

被引：5
|
作者：
Khailany, Brucek [1 ]
机构：
[1] NVIDIA, Austin, TX 78717 USA
来源：
PROCEEDINGS OF THE 2020 ACM/IEEE 2ND WORKSHOP ON MACHINE LEARNING FOR CAD (MLCAD '20) | 2020年
关键词：
Design Methodology; Machine Learning; VLSI;
D O I：
10.1145/3380446.3430690
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
引用
收藏
页码：33 / 33
页数：1
相关论文
共 50 条
  • [1] Accelerating Chip Design With Machine Learning
    Khailany, Brucek
    Ren, Haoxing
    Dai, Steve
    Godil, Saad
    Keller, Ben
    Kirby, Robert
    Klinefelter, Alicia
    Venkatesan, Rangharajan
    Zhang, Yanqing
    Catanzaro, Bryan
    Dally, William J.
    IEEE MICRO, 2020, 40 (06) : 23 - 32
  • [2] Accelerating catalysts design by machine learning
    Yu, Haishan
    Jiang, Jun
    SCIENCE BULLETIN, 2020, 65 (19) : 1593 - 1594
  • [3] Accelerating Chip Design with Machine Learning: From Pre-Silicon to Post-Silicon
    Zhuo, Cheng
    Yu, Bei
    Gao, Di
    2017 30TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2017, : 227 - 232
  • [4] Accelerating Additive Design With Probabilistic Machine Learning
    Zhang, Yiming
    Karnati, Sreekar
    Nag, Soumya
    Johnson, Neil
    Khan, Genghis
    Ribic, Brandon
    ASCE-ASME JOURNAL OF RISK AND UNCERTAINTY IN ENGINEERING SYSTEMS PART B-MECHANICAL ENGINEERING, 2022, 8 (01):
  • [5] Accelerating the design of lattice structures using machine learning
    Gongora, Aldair E.
    Friedman, Caleb
    Newton, Deirdre K.
    Yee, Timothy D.
    Doorenbos, Zachary
    Giera, Brian
    Duoss, Eric B.
    Han, Thomas Y. -J.
    Sullivan, Kyle
    Rodriguez, Jennifer N.
    SCIENTIFIC REPORTS, 2024, 14 (01):
  • [6] Accelerating hybrid lattice structures design with machine learning
    Peng, Chenxi
    Tran, Phuong
    Rutz, Erich
    MATERIALS SCIENCE IN ADDITIVE MANUFACTURING, 2024, 3 (02):
  • [7] Accelerating design of inorganic materials with machine learning and Al
    Isayev, Olexandr
    ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2019, 258
  • [8] Application of machine learning techniques to chip design
    Sudhakaran, Sunil
    2024 IEEE WORKSHOP ON MICROELECTRONICS AND ELECTRON DEVICES, WMED, 2024, : XV - XV
  • [9] Improving Test Chip Design Efficiency via Machine Learning
    Liu, Zeye
    Huang, Qicheng
    Fang, Chenlei
    Blanton, R. D.
    2019 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2019,
  • [10] Improving Chip Design Performance and Productivity Using Machine Learning
    Hanchate, Narender
    ISPD'22: PROCEEDINGS OF THE 2022 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2022, : 51 - 51
12345