A Digital Phase-locked Loop Based on MAP in PLC

被引：0

作者：

Lu Saijun ^{[1
]}

Li Qianshu ^{[2
]}

Mao Taiping ^{[2
]}

机构：

[1] Guizhou Normal Univ, Inst Intelligent Informat Proc, Guiyang 550001, Peoples R China

[2] Ctr Sci Computat, Guiyang 550001, Peoples R China

来源：

ICEMI 2007: PROCEEDINGS OF 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOL IV | 2007年

关键词：

power line communication; impulsive noise; max a posteriori; digital phased-locked loop;

D O I：

暂无

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

The conventional DPLLs (Digital Phase-locked Loops) are designed for Gaussian noise environment, and play important roles in carrier and clock recoveries. However, in power line communication (PLC), the power line noise is often impulsive, and then its statistical feature is different from Gaussian one. Therefore, we introduced Class A noise model in PLC first, and then proposed an optimum DPLL for such Class A noise environment using the techniques based on MAP (Maximum A Posteriori) estimating. The simulated results show the proposed DPLL has the smaller steady state phase errors than the conventional DPLL under Class A noise environment.

引用

页码：786 / +

页数：2

共 50 条

[21] Frequency-to-digital conversion based on a sampled Phase-Locked Loop
Colodro, Francisco
Torralba, Antonio
MICROELECTRONICS JOURNAL, 2013, 44 (10) : 880 - 887
[22] Design and research of improved digital phase-locked loop based on FPGA
Ye, Junming
Zhou, Guangxiang
Liu, Haiyan
Procedia Engineering, 2012, 29 : 547 - 552
[23] Phase-locked loop system based on the digital filter with adapted parameters
Loginov, A. A.
Marychev, D. S.
Morozov, O. A.
Khmelev, S. L.
JOURNAL OF COMMUNICATIONS TECHNOLOGY AND ELECTRONICS, 2012, 57 (11) : 1181 - 1186
[24] An all-digital phase-locked loop demodulator based on FPGA
Gong, X. F.
Cui, Z. D.
2017 3RD INTERNATIONAL CONFERENCE ON APPLIED MATERIALS AND MANUFACTURING TECHNOLOGY (ICAMMT 2017), 2017, 242
[25] An Adaptive Kalman Filter based Digital Phase Detector for All Digital Phase-Locked Loop
Wu, Ke
Shi, Chenyue
Li, Yuchen
Gu, Changzhan
Jinjing
2021 IEEE MTT-S INTERNATIONAL WIRELESS SYMPOSIUM (IWS 2021), 2021,
[26] The stationary phase error distribution of a digital phase-locked loop
Skiller, G
Huang, D
IEEE TRANSACTIONS ON COMMUNICATIONS, 2000, 48 (06) : 925 - 927
[27] A phase-locked loop
Shahruz, SM
REVIEW OF SCIENTIFIC INSTRUMENTS, 2001, 72 (03): : 1888 - 1892
[28] PHASE-LOCKED LOOP
MCLEAN, D
CONTROL, 1967, 11 (109): : 339 - &
[29] DETERMINATION OF THE TOLERABLE PHASE JITTER IN A DIGITAL PHASE-LOCKED LOOP
BARTEL, W
FREQUENZ, 1979, 33 (02) : 51 - 57
[30] NEW DUAL DIGITAL PHASE-LOCKED LOOP.
Yamasaki, Shoichiro
Nakagawa, Masao
Tsunogae, Toshio
Electronics and Communications in Japan, Part I: Communications (English translation of Denshi Tsushin Gakkai Ronbunshi), 1986, 69 (05): : 67 - 74

← 1 2 3 4 5 →