An Efficient Area Manipulation Architecture for Frequency Domain Encoding Process

被引:0
|
作者
Ismail, Yasser [1 ]
Shaaban, Mohsen [1 ]
McNeely, Jason [1 ]
Elgamel, Mohamed [1 ]
Bayoumi, Magdy A. [1 ]
机构
[1] Univ Louisiana Lafayette, Ctr Adv Comp Studies, Lafayette, LA 70504 USA
关键词
MOTION ESTIMATION;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Frequency-Domain Motion Estimation (FD-ME) evolved as a technique that would greatly reduce ME computations and the whole encoding time. In Dynamic Padding FD-ME (DP-FD-ME), a dynamic padding threshold adaptively selects the proper search area size according to a pre-estimated set of motion vectors. The main drawback of DP is the mismatched transformed search area formed from different consecutive transformed blocks which would lead to inaccurate ME. In this paper, efficient area and high speed Manipulation Unit Engine (MUE) is proposed, a main module of DP-FD-ME system, to forge a matched transformed search area from successive transformed blocks. Implementation results nominate the proposed MUE architecture to those multimedia applications that favors reducing both area and power consumption. Simulation results project that MUE, when integrated in a whole FD-ME system, can perform ME for 60 fps of 4CIF video at 172 MHZ. For the best of our knowledge, it is the first attempt to address such architecture.
引用
收藏
页码:2638 / 2641
页数:4
相关论文
共 50 条
  • [41] Area and power efficient DCT architecture for image compression
    Vaithiyanathan Dhandapani
    Seshasayanan Ramachandran
    EURASIP Journal on Advances in Signal Processing, 2014
  • [42] Area-time efficient systolic architecture for the DCT
    Meher, PK
    ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2005, 3740 : 787 - 794
  • [43] Area-Efficient Reconfigurable Architecture for Media Processing
    Mitsuyama, Yukio
    Takahashi, Kazuma
    Imai, Rintaro
    Hashimoto, Masanori
    Onoye, Takao
    Shirakawa, Isao
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2008, E91A (12) : 3651 - 3662
  • [44] An Area-Efficient Architecture for Stochastic LDPC Decoder
    Zhang, Qichen
    Chen, Yun
    Wu, Di
    Zeng, Xiaoyang
    Ueng, Yeong-luh
    2015 IEEE INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING (DSP), 2015, : 244 - 247
  • [45] Area-Efficient Prefilter Architecture for a CDMA Receiver
    Kang, Hyeong-Ju
    Lee, Seung Jae
    Yang, Byung-Do
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2011, 58 (04) : 220 - 224
  • [46] Area-efficient architecture for Fast Fourier Transform
    Hidalgo, JA
    López, J
    Argüello, F
    Zapata, EL
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1999, 46 (02): : 187 - 193
  • [47] An Area-Efficient Euclid Architecture with Low Latency
    Li, Xiao-Chun
    Mao, Jun-Fa
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2006, 1 (3-4): : 221 - 227
  • [48] An Area-efficient Unified Transform Architecture for VVC
    Hao, Zhijian
    Zheng, Qi
    Fan, Yibo
    Xiang, Guoqing
    Zhang, Peng
    Sun, Heming
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 2012 - 2016
  • [49] Efficient Encoding Architecture for IEEE 802.16e LDPC Codes
    Kim, Jeong Ki
    Yoo, Hyunseuk
    Lee, Moon Ho
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2008, E91A (12) : 3607 - 3611
  • [50] A Robust and Efficient DNA Storage Architecture Based on Modulation Encoding and Decoding
    Zan, Xiangzhen
    Xie, Ranze
    Yao, Xiangyu
    Xu, Peng
    Liu, Wenbin
    JOURNAL OF CHEMICAL INFORMATION AND MODELING, 2023, 63 (12) : 3967 - 3976