共 47 条
- [31] A new scan architecture for both low power testing and test volume compression under SOC test environment JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2008, 24 (04): : 365 - 378
- [32] Low-Power and Space-Efficient Built In Self-Test Architecture With MSIC Test Pattern Generator JOURNAL OF POPULATION THERAPEUTICS AND CLINICAL PHARMACOLOGY, 2023, 30 (09): : E308 - E314
- [34] Deterministic Built-in Self-Test Using Multiple Linear Feedback Shift Registers for Low-Power Scan Testing 2009 ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2009, : 111 - 116
- [35] Particle Swarm Optimization Based Scheme for Low Power March Sequence Generation for Memory Testing 2010 19TH IEEE ASIAN TEST SYMPOSIUM (ATS 2010), 2010, : 401 - 406
- [36] A New Built in Self Test Pattern Generator for Low Power Dissipation and High Fault Coverage 2013 IEEE RECENT ADVANCES IN INTELLIGENT COMPUTATIONAL SYSTEMS (RAICS), 2013, : 19 - 25
- [37] DFT for Extremely Low Cost Test of Mixed Signal SOCs with Integrated RF and Power Management 2011 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2011,
- [38] Modified Low-Power Built-in Self-test for Image Processing Application COMPUTER AIDED INTERVENTION AND DIAGNOSTICS IN CLINICAL AND MEDICAL IMAGES, 2019, 31 : 199 - 206
- [39] High-coverage analog IP block test generation methodology using low-cost signal generation and output response analysis 2023 IEEE EUROPEAN TEST SYMPOSIUM, ETS, 2023,
- [40] Low capture switching activity test generation for reducing IR-drop in at-speed scan testing JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2008, 24 (04): : 379 - 391