AN ECONOMIC STUDY ON CHEMICAL MECHANICAL POLISHING OF SILICON WAFERS

被引:0
作者
Baisie, Emmanuel A. [1 ]
Yang, Man [1 ]
Kaware, Ravindra [1 ]
Hooker, Maria [1 ]
Li, Z. C. [1 ]
机构
[1] N Carolina Agr & Tech State Univ, Dept Ind & Syst Engn, Greensboro, NC USA
来源
PROCEEDINGS OF THE ASME INTERNATIONAL MANUFACTURING SCIENCE AND ENGINEERING CONFERENCE, VOL 1 | 2009年
关键词
D O I
暂无
中图分类号
R318 [生物医学工程];
学科分类号
0831 ;
摘要
Chemical mechanical polishing (CMP) is used to remove irregularities on the silicon wafer surface. The importance of CMP is the achievement of both local and global planarity of wafer surface. This paper presents an economic study on CMP of silicon wafers. A cost model is developed to predict the total cost for CMP of silicon wafers. An input-output model is developed to analyze parameters relevant to the fixed cost and variable cost. The labor cost is investigated through a flow chart of the labor operation. Based on the cost model, a hypothetical case study is conducted to show the model's capability of performing sensitivity analysis and identifying critical factors for the total cost for strategic management purposes.
引用
收藏
页码:691 / 697
页数:7
相关论文
共 14 条
  • [1] A theory of pad conditioning for chemical-mechanical polishing
    Borucki, LJ
    Witelski, T
    Please, C
    Kramer, PR
    Schwendeman, D
    [J]. JOURNAL OF ENGINEERING MATHEMATICS, 2004, 50 (01) : 1 - 24
  • [2] A plasticity-based model of material removal in chemical-mechanical polishing (CMP)
    Fu, GH
    Chandra, A
    Guha, S
    Subhash, G
    [J]. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2001, 14 (04) : 406 - 417
  • [3] The 300 mm silicon wafer - a cost and technology challenge
    Hahn, PO
    [J]. MICROELECTRONIC ENGINEERING, 2001, 56 (1-2) : 3 - 13
  • [4] Pad conditioning in chemical mechanical polishing
    Hooper, BJ
    Byrne, G
    Galligan, S
    [J]. JOURNAL OF MATERIALS PROCESSING TECHNOLOGY, 2002, 123 (01) : 107 - 113
  • [5] Chemical mechanical planarization operation via dynamic programming
    Lin, Chin-Shui
    Lee, Yung-Chou
    [J]. MICROELECTRONIC ENGINEERING, 2007, 84 (12) : 2817 - 2831
  • [6] MARINESCU D, 2006, HDB LAPPING POLISHIN, P292
  • [7] PRAHALADA RD, 2004, 16 OKL STAT U RES WE
  • [8] Ruey-Shan Guo, 1999, 1999 IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings (Cat No.99CH36314), P31, DOI 10.1109/ISSM.1999.808731
  • [9] *SEMI, E35 SEMI
  • [10] SMITH SM, 2008, Patent No. 20080220698