Design and performance analysis of Dual-Gate All around Core-Shell Nanotube TFET

被引:57
作者
Kumar, Naveen [1 ]
Mushtaq, Umar [2 ]
Amin, S. Intekhab [3 ]
Anand, Sunny [2 ]
机构
[1] Dr BR Ambedkar Natl Inst Technol Jalandhar, Jalandhar, Punjab, India
[2] Amity Univ, Sect 125, Noida, Uttar Pradesh, India
[3] Jamia Milia Islamia, New Delhi, India
关键词
Nanotube; Dual-Gate All around; Nanowire; Core and shell gates; TFET; FIELD-EFFECT TRANSISTORS; TUNNEL-FETS;
D O I
10.1016/j.spmi.2018.09.012
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
In this research work, we have put forward Silicon based Nanotube structure with Dual Gate All around configuration. The proposed device has been compared with Conventional Nanowire structure and the comparison is concocted on account of analog parameters of both the devices. The structural parameters of both the devices are kept identical like work function, doping concentrations of Source, Channel and Drain regions. By using an inner core gate and an outer shell gate, the proposed device exhibited superior Analog characteristics over its Nanowire counterpart in terms of drive current (ION), Electrical criteria, capacitance, unity gain, and transconductance.
引用
收藏
页码:356 / 364
页数:9
相关论文
共 43 条
  • [21] Performance enhancement of junctionless silicon nanotube gate-all-around FETs for nano-scaled devices
    Singh, Balwinder
    Devi, Rekha
    Bala, Shashi
    MULTISCALE AND MULTIDISCIPLINARY MODELING EXPERIMENTS AND DESIGN, 2024, 7 (04) : 3341 - 3354
  • [22] Design and performance analysis of gate-all-around negative capacitance dopingless nanowire tunnel field effect transistor
    Solay, Leo Raj
    Kumar, Naveen
    Amin, S. Intekhab
    Kumar, Pradeep
    Anand, Sunny
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2022, 37 (11)
  • [23] CMOS Compatible Ge/Si Core/Shell Nanowire Gate-All-Around pMOSFET Integrated with HfO2/TaN Gate Stack
    Peng, J. W.
    Singh, N.
    Lo, G. Q.
    Kwong, D. L.
    Lee, S. J.
    2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 869 - +
  • [24] A High-Performance InAs/GaSb Core-Shell Nanowire Line-Tunneling TFET: An Atomistic Mode-Space NEGF Study
    Afzalian, Aryan
    Doornbos, Gerben
    Shen, Tzer-Min
    Passlack, Matthias
    Wu, Jeff
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2019, 7 (01) : 88 - 99
  • [25] Sub-180-nanometer-thick ultraconformable high-performance carbon nanotube-based dual-gate transistors and differential amplifiers
    Wang, Yuru
    Wang, Tingzhi
    Xiang, Li
    Huang, Ruyi
    Long, Guanhua
    Wang, Wanyi
    Xi, Meiqi
    Tian, Jiamin
    Li, Wangchang
    Deng, Xiaosong
    Gong, Qibei
    Bai, Tianshun
    Chen, Yufan
    Liu, Hong
    Xia, Yu
    Liang, Xuelei
    Chen, Qing
    Peng, Lian-Mao
    Hu, Youfan
    SCIENCE ADVANCES, 2024, 10 (36):
  • [26] A Gate-All-Around Tunneling Field-Effect Transistor with SiO2 Core and Si Shell Structure
    He, Xiaomeng
    Shi, Min
    Wang, Cheng
    Zhu, Xiaoan
    Zhang, Xiangyu
    He, Jin
    He, Qingxing
    Du, Caixia
    Zhong, Shengju
    JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE, 2014, 11 (08) : 1826 - 1832
  • [27] Design Optimization of InAs-Based Gate-All-Around (GAA) Arch-Shaped Tunneling Field-Effect Transistor (TFET)
    Seo, Jae Hwa
    Yoon, Young Jun
    Jo, Young-Woo
    Son, Dong-Hyeok
    Cho, Seongjae
    Kwon, Hyuck-In
    Lee, Jung-Hee
    Kang, In Man
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2016, 16 (10) : 10199 - 10203
  • [28] Design and Analysis of Gate Engineered Gate-All-Around (GAA) Charge Plasma Nanowire Field Effect Transistor
    Solay, Leo Raj
    Kumar, Pradeep
    Amin, Intekhab
    Anand, Sunny
    2021 6TH INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2021,
  • [29] Influence analysis of dielectric pocket on ambipolar behavior and high-frequency performance of dual material gate oxide stack -double gate Nano-Scale TFET
    Ebrahimnia, Melisa
    Ziabari, Seyed Ali Sedigh
    Kiani-sarkaleh, Azadeh
    JOURNAL OF NANOANALYSIS, 2022, 9 (02): : 90 - 98
  • [30] Surface potential-based analysis of ferroelectric dual material gate all around (FE-DMGAA) TFETs
    Mishra, Varun
    Verma, Yogesh K.
    Gupta, Santosh K.
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2020, 33 (04)