FPGA Based Cellular Neural Network Optimization: From Design Space to System

被引:0
|
作者
Liu, Zhongyang [1 ]
Luo, Shaoheng [1 ]
Xu, Xiaowei [2 ]
Shi, Yiyu [2 ]
Zhuo, Cheng [1 ]
机构
[1] Zhejiang Univ, Hangzhou, Zhejiang, Peoples R China
[2] Univ Notre Dame, Notre Dame, IN 46556 USA
来源
PROCEEDINGS OF NEUROMORPHIC COMPUTING SYMPOSIUM (NCS 2017) | 2017年
关键词
Cellular neural network; FPGA; acceleration; CNN;
D O I
10.1145/3183584.3183619
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Cellular Neural Network (CeNN) is considered as a powerful paradigm for embedded devices. Its analog and mix-signal hardware implementations are proved to be applicable to high-speed image processing, video analysis and medical signal processing with its efficiency and popularity limited by smaller implementation size and lower precision. Recently, various digital implementations of CeNNs on FPGA have attracted researchers from both academia and industry due to its high flexibility and short time-to-market. However, most existing implementations are typically bounded utilizing the advantages of FPGA platform inadequately with unnecessary design and computational redundancy that prevents speedup. To address these issues, we propose a multi-level optimization framework for energy efficient CeNN implementations on FPGAs. In particular, the optimization framework is featured with three level optimizations: system-, module-, and design-space-level, with focus on computational redundancy and attainable performance, respectively. Experimental results show that with various configurations our framework can achieve an energy efficiency improvement of 3.54x and up to 3.88x speedup compared with existing implementations.
引用
收藏
页数:7
相关论文
共 50 条
  • [21] Design of Convolutional Neural Network Processor Based on FPGA Resource Multiplexing Architecture
    Yan, Fei
    Zhang, Zhuangzhuang
    Liu, Yinping
    Liu, Jia
    SENSORS, 2022, 22 (16)
  • [22] FPGA Based Design of Artificial Neural Processor Used for Wireless Sensor Network
    Saeed, Azzad Bader
    Gitaffa, Sabah Abdul-Hassan
    EMITTER-INTERNATIONAL JOURNAL OF ENGINEERING TECHNOLOGY, 2019, 7 (01) : 200 - 222
  • [23] FPGA Design and Implementation Issues of Artificial Neural Network Based PID Controllers
    Gupta, Vikas
    Khare, K.
    Singh, R. P.
    2009 INTERNATIONAL CONFERENCE ON ADVANCES IN RECENT TECHNOLOGIES IN COMMUNICATION AND COMPUTING (ARTCOM 2009), 2009, : 860 - +
  • [24] Solving Navier-Stokes Equation Using FPGA Cellular Neural Network Chip
    Duc-Thai Vu
    Le Hung Linh
    Nguyen Mai Linh
    ADVANCES IN INFORMATION AND COMMUNICATION TECHNOLOGY, 2017, 538 : 562 - 571
  • [25] Optimizing FPGA-Based Convolutional Neural Network Performance
    Kao, Chi-Chou
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2023, 32 (15)
  • [26] An FPGA based Parallel Implementation for Point Cloud Neural Network
    Zheng, Xitao
    Zhu, Mingcheng
    Xu, Yuan
    Li, Yutong
    2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2019,
  • [27] FPGA Acceleration of Recurrent Neural Network based Language Model
    Li, Sicheng
    Wu, Chunpeng
    Li, Hai
    Li, Boxun
    Wang, Yu
    Qiu, Qinru
    2015 IEEE 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2015, : 111 - 118
  • [28] Robust design of bipolar wave cellular neural network with applications
    Liu, Jinzhu
    Min, Lequan
    INTERNATIONAL JOURNAL OF MODELLING IDENTIFICATION AND CONTROL, 2010, 11 (1-2) : 99 - 106
  • [29] Block-based neural network optimization with manageable problem space
    Lee K.
    Hamagami T.
    Lee, Kundo (lee-kundo-yv@ynu.jp), 1600, Institute of Electrical Engineers of Japan (140): : 68 - 74
  • [30] Design and Implementation of Configurable Convolutional Neural Network on FPGA
    Huynh Vinh Phu
    Tran Minh Tan
    Phan Van Men
    Nguyen Van Hieu
    Truong Van Cuong
    PROCEEDINGS OF 2019 6TH NATIONAL FOUNDATION FOR SCIENCE AND TECHNOLOGY DEVELOPMENT (NAFOSTED) CONFERENCE ON INFORMATION AND COMPUTER SCIENCE (NICS), 2019, : 298 - 302