Operation voltage dependence of memory cell characteristics in fully depleted floating-body cell

被引：16

作者：

Shino, T ^{[1
]}

Ohsawa, T ^{[1
]}

Higashi, T ^{[1
]}

Fujita, K ^{[1
]}

Kusunoki, N ^{[1
]}

Minami, Y ^{[1
]}

Morikado, M ^{[1
]}

Nakajima, H ^{[1
]}

Inoh, K ^{[1
]}

Hamamoto, T ^{[1
]}

Nitayama, A ^{[1
]}

机构：

[1] Toshiba Co Ltd, SoC Res & Dev Ctr, Yokohama, Kanagawa 2358522, Japan

来源：

IEEE TRANSACTIONS ON ELECTRON DEVICES | 2005年 / 52卷 / 10期

关键词：

distribution; MOSFETs; random access memories; silicon-on-insulator (SOI) technology; threshold voltage;

D O I：

10.1109/TED.2005.856808

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A one-transistor memory cell on silicon-on-insulator, called floating-body cell (FBC), has been developed and demonstrated. Threshold voltage difference between the "0"-state and the "1"-state, which is a key parameter for realizing a larger scale memory by FBCs, is measured and analyzed using a 96 kb array diagnostic monitor (ADM). A function test of the ADM yielded a fail-bit probability of 0.002%. A new metric relating to the fail-bit probability, that is, the ratio of the threshold voltage difference over the total threshold voltage variation, is introduced and applied to the measurement results. Read current distributions are also evaluated for various operation voltages. This paper also investigates substrate bias dependence of the threshold voltage unique to fully-depleted devices. Channel impurity and substrate impurity concentration dependence of the threshold voltage are analyzed based on experimental data and device simulation.

引用

页码：2220 / 2226

页数：7

共 10 条

[1] [Anonymous], S VLSI TECHN
[2] A capacitorless double-gate DRAM cell
Kuo, C
King, TJ
Hu, CM
[J]. IEEE ELECTRON DEVICE LETTERS, 2002, 23 (06) : 345 - 347
[3] LIM HK, 1985, IEEE T ELECTRON DEV, V32, P446
[4] Memory design using a one-transistor gain cell on SOI
Ohsawa, T
Fujita, K
Higashi, T
Iwata, Y
Kajiyama, T
Asao, Y
Sunouchi, K
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (11) : 1510 - 1522
[5] OHSAWA T, 2002, ISSCC, P152
[6] Okhonin S., 2001, IEEE INT SOI C, P153
[7] A capacitor-less DRAM cell on 75nm gate length, 16nm thin fully depleted SOI device for high density embedded memories
Ranica, R
Villaret, A
Fenouillet-Beranger, C
Malinge, P
Mazoyer, P
Masson, P
Delille, D
Charbuillet, C
Candelier, P
Skotnicki, T
[J]. IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 277 - 280
[8] Fully-depleted FBC (Floating Body Cell) with enlarged signal window and excellent logic process compatibility
Shino, T
Higashi, T
Kusunoki, N
Fujita, K
Ohsawa, T
Aoki, N
Tanimoto, H
Minami, Y
Yamada, T
Morikado, M
Nakajima, H
Inoh, K
Hamamoto, T
Nitayama, A
[J]. IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 281 - 284
[9] Shino T, 2004, 2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P132
[10] Tanaka T, 2004, IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, P919

← 1 →