An FPGA Based Compression Accelerator for Forex Trading System

被引:3
作者
Jang, Ji Hoon [1 ]
Lee, Seong Mo [1 ]
Gwon, Oh Seong [1 ]
Lee, Seung Eun [1 ]
机构
[1] Seoul Natl Univ Sci & Technol, Dept Elect Engn, 232 Gongneung Gil, Seoul 139743, South Korea
来源
INFORMATION TECHNOLOGY: NEW GENERATIONS | 2016年 / 448卷
关键词
FPGA; Hardware accelerator; Compression; Forex trading;
D O I
10.1007/978-3-319-32467-8_62
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In this paper, we propose an FPGA based hardware accelerator for forex trading system. In the forex trading market, the trading volume of currencies is growing larger every year. In order to provide a real-time processing of large volume and high availability service, we focused on the two types of workload, where a bottleneck occurs. The bottleneck between an application server and an internal hard disk is caused by the overhead from storing the transaction logs, due to the bandwidth limitation of a hard disk. Our key idea is to suppress the overhead of transaction logging through the high throughput hardware compression. Compared to software compression, our hardware accelerator scored 6x better performance in compression throughput.
引用
收藏
页码:711 / 720
页数:10
相关论文
共 8 条
  • [1] [Anonymous], 2014, P INT WORKSH OPENCL
  • [2] Performance Prediction of Parallel Computation of Streaming Applications on FPGA Platform
    Guha, Radha
    Al-Dabass, David
    [J]. 2010 12TH INTERNATIONAL CONFERENCE ON COMPUTER MODELLING AND SIMULATION (UKSIM), 2010, : 579 - 585
  • [3] Jang JH, 2014, INT SOC DESIGN CONF, P74, DOI 10.1109/ISOCC.2014.7087602
  • [4] Kim S.J., 2014, ADV TECHNOLOGIES EMB, P329
  • [5] Accelerating Histograms of Oriented Gradients descriptor extraction for pedestrian recognition
    Lee, Seung Eun
    Min, Kyungwon
    Suh, Taeweon
    [J]. COMPUTERS & ELECTRICAL ENGINEERING, 2013, 39 (04) : 1043 - 1048
  • [6] Lee SE, 2009, PR IEEE COMP DESIGN, P419, DOI 10.1109/ICCD.2009.5413123
  • [7] Lyer R., 2011, IEEE MICRO, V3, P20
  • [8] High-Throughput, Lossless Data Compression on FPGAs
    Sukhwani, Bharat
    Abali, Bulent
    Brezzo, Bernard
    Asaad, Sameh
    [J]. 2011 IEEE 19TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2011, : 113 - 116