SIED: Software implemented error detection

被引：23

作者：

Nicolescu, B ^{[1
]}

Savaria, Y ^{[1
]}

Velazco, R ^{[1
]}

机构：

[1] Ecole Polytech, Montreal, PQ H2X 3A, Canada

来源：

18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS | 2003年

关键词：

D O I：

10.1109/DFTVS.2003.1250159

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a new error detection technique called Software Implemented Error Detection (SIED). The proposed method is based on a new control check flow scheme combined with software redundancy. The distinctive advantage of the SIED approach over other fault tolerance techniques is the fault coverage. SIED is able to cope with faults affecting data and the program control flow. By-applying the proposed approach on several benchmark programs, we evaluate the error detection capabilities by means of several fault injection experiments. Experimental results underline very good error detection capabilities for the obtained hardened version of selected benchmark programs.

引用

页码：589 / 596

页数：8

共 18 条

[1] Reducing fault sensitivity of microprocessor-based systems by modifying workload structure
Audet, D
Masson, S
Savaria, Y
[J]. 1998 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 1998, : 241 - 249
[2] THE N-VERSION APPROACH TO FAULT-TOLERANT SOFTWARE
AVIZIENIS, A
[J]. IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 1985, 11 (12) : 1491 - 1501
[3] CHEYNET P, 2000, IEEE T NUCL SCI, V47
[4] FTMP - HIGHLY RELIABLE FAULT-TOLERANT MULTIPROCESSOR FOR AIRCRAFT
HOPKINS, AL
SMITH, TB
LALA, JH
[J]. PROCEEDINGS OF THE IEEE, 1978, 66 (10) : 1221 - 1239
[5] LOW-POWER SEU IMMUNE CMOS MEMORY-CIRCUITS
LIU, MN
WHITAKER, S
[J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1992, 39 (06) : 1679 - 1684
[6] Ma T. P., 1989, IONIZING RAD EFFECTS
[7] MIREMADI G, 1995, P DCCA 5 INT C
[8] Miremadi G., 1992, 22 INT S FAULT TOL C, P328
[9] NAMJOO M, 1982, IEEE TEST C, P461
[10] Time redundancy based soft-error tolerance to rescue nanometer technologies
Nicolaidis, M
[J]. 17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1999, : 86 - 94

← 1 2 →